Posts Tagged ‘Aart de Geus’
Thursday, November 30th, 2017
San Jose-based Sonics is a long-established IP vendor specializing in On-chip Networks [NoC] and Energy Processing Units [EPU]. Co-founded by CEO Grant Pierce and CTO Drew Wingard, the company has 150 parents and has “supported customer products that have shipped more than 4 billion SoCs.”
Currently Grant Pierce is an exceptionally busy man. Not only is he leading Sonics, he’s also serving as Chair of the ESD Alliance. It’s a fortunate circumstance to have Pierce leading the Alliance; his point of view is exactly what’s needed to help shape what was originally an EDA-focused organization into something that embraces the full set of constituencies driving electronic system design today. Pierce is strongly committed to new technologies and the small companies that drive the innovation.
Pierce and I spoke by phone in late November. He is clearly very enthused about the company and the ESD Alliance.
(more…)
Tags: Aart de Geus, ARM, Design Automation Conference, Drew Wingard, EPU, Gary Smith, Grant Pierce, IoT, Joe Costello, MIPS, Moortec, NoC, Reuse 2017, Robin Saxby, SoftBank, Sonics, Tallwood No Comments »
Thursday, November 16th, 2017
Dr. Gabriel Saucier has a lot to be proud of. The Grenoble-based organization she founded, Design and Reuse, is celebrating the 20th anniversary of its flagship conference: IP-SoC.
To celebrate, IP-SoC 2017 is showcasing two of the biggest names in the IP industry – Synopsys CEO Dr. Aart de Geus and ARM founder Sir Robin Saxby. That’s pretty news worthy and a distinct reflection of the significant role Design and Reuse has played for more than two decades in promoting the wide-spread development and reuse of semiconductor IP.
Of course, it’s also worth noting that de Geus and Saxby will not be the only speakers with deep expertise in the technology.
(more…)
Tags: Aart de Geus, ARM Holdings, Design-and-Reuse, Gabriel Saucier, Grenoble, IP SoC 2017, RISC-V, Robin Saxby, Synopsys No Comments »
Thursday, October 5th, 2017
Hangzhou C-SKY Microsystems, a 32-bit CPU vendor, became a member of the ESD Alliance in 2016 and was described at the time as “the first IP company from China to join.”
Founded in 2001, C-Sky has “developed 7 types of embedded CPUs covering a wide range of embedded applications including smart devices in IoT, digital audio and video, information security, network and communications, industrial control and automotive electronics. It is the only embedded CPU volume provider in China with its own instruction set architecture, the Yun-on-Chip architecture developed in conjunction with Alibaba.”
C-Sky is a growing IP company serving an enormous market. I spoke recently by phone with Dr. Xiaoning Qi, CEO at C-Sky, who was in California attending meetings. No stranger to Silicon Valley, he previously served at Intel, Rambus, Synopsys, and Sun, after completing his Ph.D. under Prof. Robert Dutton at Stanford.
(more…)
Tags: Aart de Geus, Alibaba, ARM, Asia-Pacific Leadership Council, Bob Smith, C-Sky Microsystem Corp., Chenming Hu, Chi-Foon Chan, Chinese American Semiconductor Professional Association, ESD Alliance, GSA, IEEE, Intel, Mentor Graphics, Microsoft, NB-IoT, Rambus, Robert Dutton, SMIC, Stanford, Subhasish Mitra, Sun Microsystems, Synopsys, TSMC, Wally Rhines, Xiaoning Qi, ZTE 1 Comment »
Thursday, June 8th, 2017
This is fourth in a 4-part series on Grand Challenges in IP. Previous dialogs featured Sonics CEO Grant Pierce, CAST-IP Board Chair Hal Barbour, and Silvaco IP Division GM Warren Savage. This final, lengthy conversation is with Synopsys co-CEO Aart de Geus, winner of the 2008 Phil Kaufman Award.
To say Aart de Geus is synonymous with Synopsys, an organization he’s led for over 30 years, is not an understatement. His entire professional zeitgeist is wrapped up in the company. Neither is it an understatement to say de Geus is always on-message, always on-point. The interview below is no exception.
Dr. de Geus’ vision of Grand Challenges in IP is informed by the daily, working realities of the needs of the customers that constitute the IP market, and an IP vendor’s evolving response to those needs. We spoke by phone on June 1st.
(more…)
Tags: Aart de Geus, Grand Challenges in IP, Moore's Law, Synopsys No Comments »
Thursday, April 13th, 2017
Something eerie and inexplicable happened on Thursday evening, April 6th. Out of nowhere, an intense storm swept through the Bay Area, unannounced and without warning. The skies darkened, the winds howled, severe rain pelted the crowded, suddenly dangerous freeways, and hundreds of thousands lost power.
Meanwhile, exactly in the midst of the most violent part of this mysterious storm, the CEOs of the four most important companies within the ESD Alliance sat on stools in front of an audience assembled at Synopsys and chatted about this, that, and the other. Seemingly oblivious to the profound violence unleashing itself just outside the windows, they acted as if nothing was amiss.
Everything in the industry – and the world – was in order: Wonderful, with the data pointing continuously up and to the right, and everywhere ample evidence for a bullish, optimistic, and excited outlook on the future of EDA and IP.
No matter that Nature was having its way out there in the darkness, that the U.S. had bombed Syria the hour before their discussion began, that the drumbeat for answers about entanglements with Russia was quickening, or difficult conversations with the President of the PRC were underway that very day in Florida – the CEOs of Synopsys, Cadence, Siemens/Mentor Graphics and SoftBank/ARM sat relaxed and easy, basking in the evident vitality of the EDA and IP industries, and allowing themselves to be shepherded through a congenial confab of confident chit-chat by Ed Sperling of Semiconductor Engineering fame.
That fact that the vagaries of Nature never came into the conversation was not surprising; the fact the Mr. Sperling refused all opportunities to bring what he termed as “politics” into the conversation was quite the opposite. Surprising, that is.
(more…)
Tags: Aart de Geus, ARM, Brexit, Cadence, Ed Sperling, ESD Alliance, H1-B visas, Lip-Bu Tan, Mentor Graphics, Semiconductor Engineering, Siemens, Simon Segars, SoftBank, Synopsys, Walden C. Rhines 2 Comments »
Thursday, February 9th, 2017
This week, the ESD Alliance announced that Sonics CEO Grant Pierce has been elected chair of the organization’s Board of Directors. His election is unique in several ways: Pierce is the first CEO of an IP company to lead the Alliance; he replaces two co-chairs, Cadence CEO Lip-Bu Tan and PDF Solutions, John Kibarian; and he is only the second CEO of a non-publicly traded company to serve as Board Chair, the other being Jasper CEO Kathryn Kranen who took the reins in 2012.
When Pierce and I spoke by phone on Tuesday about his election, he noted the unique circumstances of his new leadership role: “When I joined the board several years ago, it was with the intention to add a new point of view to what was then the EDA Consortium, to help the organization reflect the emerging reality of what was happening in the marketplace with respect to IP companies.
“In some ways, the IP companies consider themselves to be a necessary evil. Every chip developed today involves some sort of third-party IP, so having a place on the Board of the ESD Alliance is essential.”
(more…)
Tags: Aart de Geus, Amit Gupta, ARM, Bob Smith, Cadence, Cadence Design Systems, Dean Drako, EDA Consortium, EDAC, ESD Alliance, ESDA, IC Manage, John Kibarian, Lanza techVentures, Lip-Bu Tan, Lucio Lanza, Mentor Graphics, PDF Solutions, Simon Segars, Solido Design Automation, Sonics, Synopsys, Wally Rhines No Comments »
Wednesday, August 12th, 2015
Autumn used to start in September, but now classes and conferences commence in August and vacation ends just that much sooner. Here’s a list of various events you should consider attending between now and the end of the year, with thanks to conference organizers for the associated descriptions.
Scanning the range of topics, it’s clear the combined IP and EDA industries have an increasingly broad range of interests: IoT, autos, wearables, software security, verifying/integrating IP, power, device physics, memory, embedded processors and software, sensors, MEMS, a range of standards, networking, both the professional and technical kinds, and “synergistic collaborative design” both up in the cloud and down below on solid ground.
(more…)
Tags: 3D ASIP, Aart de Geus, ARC Processor Summit 2015, ARM, ARM TechCon 2015, Autonomous Cars 2015, Cadence, CDNLive, Connect Security World, DVCon Europe, DVCon India, GlobalFoundries, ICCAD 2015, IEDM 2015, Intel Developer Forum, MemCon 2015, Mentor Graphics, Mentor Graphics Forum, PCB West 2015, Si2Con, SMIC, Synopsys, TSMC, TSMC 2015 OIP Ecosystem Forum, Wally Rhines, Wearable Technology Conference No Comments »
Thursday, April 23rd, 2015
I’ve got a friend who received an Android Wear (read “watch”) as a gift earlier this year. In the last several months, he’s become addicted to wearing the darn thing although its usefulness is distinctly limited: He can check the time and screen calls without digging a phone out of his pocket. Oh yeah, and when messages and/or emails come in, he knows straightaway.
Other than being a fascinating toy, however, and something to diddle with – particularly for those who like the openness of Android – Wear is really not much more than a distinctive fashion statement and not too much of that.
Nonetheless, now that Apple’s claiming more stupendous success with yet another highly over-hyped product launch (read, “the Apple Watch”), it’s time to re-consider the importance, even gravitas, of this Android Wear thing. After all, let’s not just lay down in the road and let Apple run over us yet again. Let’s cheer on these Android Wear users. Let’s celebrate anybody willing to stand up to the Apple juggernaut. Yay!
(more…)
Tags: Aart de Geus, Android Wear, Apple Watch, Dick Tracy, Google, IoT No Comments »
Tuesday, March 24th, 2015
We’re only gifted with so many hours of life here on earth, so why would anyone waste them listening to the same lengthy keynote twice in one month? That was the thought that raced through my mind when Synopsys’ Aart de Geus stepped up onto the stage in front of 500+ SNUG attendees at the Santa Clara Convention Center yesterday morning and clicked on his title foil.
“Shift Left,” it said.
“Oh no,” I said. For pity’s sake, this was the exact same talk co-CEO de Geus offered up less than three weeks ago on March 3rd at DVCon in San Jose. I looked around for the nearest exit.
Then, cooler heads prevailed. Mine.
Wait a minute, I said. Three weeks ago I sat in the back of a ballroom at the DoubleTree, listening over the heads of 350 people at DVCon, and typed everything the good doctor said into my tablet, verbatim. I’ve already done the heavy lifting here, I thought. I’ve got his script on my tablet, I’ve seen the slides, and I’ve heard the jokes.
Does Synopsys believe an entirely different audience attends DVCon than that which attends SNUG? Why else would they present the exact same talk at the two venues? Perhaps no one at SNUG actually does verification? Why not compare the SNUG talk to the one at DVCon?
So, with that much entertainment guaranteed I sat back and enjoyed the show.
(more…)
Tags: '66 Toronado, Aart de Geus, ARM, Chronologic, DVCon, EVE, finFET, Hardi, IoT, Legos, SNUG Silicon Valley, Springsoft, Synopsys, Synplicity No Comments »
Wednesday, January 28th, 2015
DVCon is coming up in early March in San Jose and if you’re into IP, you should be there. That was the surprising take-away I stumbled upon this week while interviewing DVCon General Chair Yatin Trivedi and Technical Program Chair Ambar Sarkar. As many of you know, Yatin is Director of Standards and Interoperability Programs at Synopsys and Ambar is Chief Verification Technologist at Paradigm Works, both men throwing long shadows in the deeply technical world of design and verification.
Our interview was taped on the sound stage in the glam new Synopsys building on Middlefield in Mountain View. Yatin works in the just-opened building, but Ambar flew in from his offices in Andover, Massachusetts, for our chat and was lucky enough to get out of Boston before Juno blew in and shut down all flights out of New England.
The three of us sat on director chairs on Monday morning and chatted on film for well over 30 minutes. Pretty darn fun, but also pretty darn informative. Who knew that Yatin and Ambar were so interested in IP, and we’re not just talking here about Verification IP. When I mentioned I’d seen that IP was one of the topic areas set to be showcased at the upcoming DVCon in March, Yatin launched into an enthusiastic endorsement of all things IP.
(more…)
Tags: Aart de Geus, Ambar Sarkar, Design Re-Use, DVCon, Paradigm Works, Steve Chappel, Synopsys, Yatin Trivedi 1 Comment »
|