Open side-bar Menu
 IP Showcase
Peggy Aycinena
Peggy Aycinena
Peggy Aycinena is a freelance journalist and Editor of EDA Confidential at www.aycinena.com. She can be reached at peggy at aycinena dot com.

REUSE 2016: Glamor Touches IP, at last

 
November 3rd, 2016 by Peggy Aycinena


Check out the link to know
that the upcoming conference, REUSE 2016, will be something to behold. Slated for Thursday, December 1st, at the Computer History Museum, the event website is glamorous and the promise of the show profound:

“REUSE 2016 is the first of an annual conference and trade show to bring together the semiconductor IP supply chain and its customers for a full day of everything to do with semiconductor IP. Hosted in the heart of Silicon Valley at the world-famous Computer History Museum, there could not be a more appropriate venue for a day focused on the hottest segment of the semiconductor industry.”

Read the rest of REUSE 2016: Glamor Touches IP, at last

EDA Death Spiral: Qualcomm/NXP last nail in coffin

 
October 27th, 2016 by Peggy Aycinena


Raise your hand if you think innovation comes out of small, nimble, edgy startups
. Keep your hand up if you think consolidation is antithetical to the inventive culture closely associated with small, nimble edgy startups where everybody works outside of their job description and above their grade. Now put your hand down and tell us what you think about yet another merger in the semiconductor industry.

Yes, happy for investors that Qualcomm is buying NXP, but the end result will be a nasty one for technical innovators in EDA. Yet another reduction in the number of customers for EDA tools. Not necessarily a reduction in the number of seats, but a reduction in the number of actual separate corporate entities looking for tools for chip design.

Of course, for those who love large, lumbering organizations with almost as many people in the typing pool as in the engineering pool – more consolidation is great news for the semiconductor business and for the electronic design automation business, as well.

However, for those who still remember when EDA was a Wild West full of crazy startups, wacky business ideas, and loads of shifting sands between a constantly morphing/re-morphing population of EDA startups and an also-always morphing/re-morphing population of chip-design customers – take note: Those days are gone. Forever.

Read the rest of EDA Death Spiral: Qualcomm/NXP last nail in coffin

DVCon Munich: IP Integration, Automotive, Smart Cities, System Design

 
October 13th, 2016 by Peggy Aycinena


Next week, DVCon is once again in Europe, October 19-20 in Munich
. A marvelous agenda has been laid out for this year’s 2-day conference, including three keynoters that pretty much sum up the state of things in the industry here in 2016. If you want to know where to apply your resources – both human and material – over the next decade, look no farther than these three talks.

It’s a tiring trip from Silicon Valley to Bavaria, but the quality of these presentations, combined with the rest of the content at DVCon Europe, will make the trip well worth the effort. Hope you’re going.

Read the rest of DVCon Munich: IP Integration, Automotive, Smart Cities, System Design

The Tate Effect: Confidence in Flex Logix Team & Technology

 
September 22nd, 2016 by Peggy Aycinena


Geoff Tate, founding CEO at Rambus, is busy – again.
 These days he’s leading the charge with a new FPGA-based enterprise that, per Tate, wants to be “the first to the party” – a party that’s all about providing FGPA-based IP to a market increasingly in need of these products.

When Tate and I spoke by phone recently, he offered the Flex Logix elevator pitch, and then focused on the company’s August press release.

“We are like the ARM of FPGA,” Tate said, and then laughed. “No, we are not expecting to be acquired by SoftBank anytime soon.”

“However, ARM was the first to successfully embed processors,” he said, “and at Flex Logic we are [doing that] with FPGAs.”

Read the rest of The Tate Effect: Confidence in Flex Logix Team & Technology

IP Theft: Cheaters & Chuckles vs. Chalk & Cheese

 
September 15th, 2016 by Peggy Aycinena


Synopsys has a problem.
Per Norm Kelly, speaking at the ESD Alliance panel on September 14th in Silicon Valley, Synopsys loses fully a third of the revenue they’re owed each year for their vast catalog of IP because it’s stolen by Cheaters and used without paying any licensing or royalty fees.

Kelly said Synopsys earns about $200 million per year selling IP, and loses another $100 million to theft. Cheaters are a real problem, he lamented, and as Director of License Compliance for Synopsys he should know. Kelly did not have the floor to share these laments, however, until Warren Savage, GM of IP at Silvaco, opened the meeting.

Speaking from the podium as moderator of the evening’s discussion, Savage said the real problem is the bumblers, those designers and companies who lose track of licensing obligations for IP that was either purchased some time ago, or was brought into the design effort on a data stick fished out of the pocket of someone who’s joined the organization through a poorly managed M&A.

In other words, when Chuckles the Clown uses IP, often as not he doesn’t realize some monies are owed to the third-party IP vendor who created it in the first place. Savage offered this statistic: On an average SoC today, there are 150 to 200 blocks of IP, but only a small percentage of those blocks are actually paid for.

Read the rest of IP Theft: Cheaters & Chuckles vs. Chalk & Cheese

ESD Alliance: New members bring opportunities, concerns

 
September 8th, 2016 by Peggy Aycinena


Over the last several weeks, the ESD Alliance has announced
two more members, news of particular interest because both companies are IP vendors. C-Sky Microsystems provides 32-bit embedded CPU cores, and Silvaco provides EDA tools for development of analog/mixed-signal devices, power IC and memory design.

True, Silvaco doesn’t sound like an IP vendor until you remember that it just acquired IPextreme, a well-known player in the IP market headed up by Warren Savage. And Savage, now GM of Silvaco’s IP Division, has recently been named chair of the ESD Alliance Semiconductor IP Working Group, tasked with developing a common methodology, best practices for fingerprinting, and solutions for tracking and auditing IP.

Meanwhile, C-Sky Microsystems brings its own unique value proposition to ESD Alliance. Described in the Press Release as “the first IP company from China to join the ESD Alliance,” C-Sky says it intends to actively participate in Savages’ SIP Working Group. This second bit is admirable, but the first could prove complicated.

Read the rest of ESD Alliance: New members bring opportunities, concerns

IoT: The Second Coming

 
August 25th, 2016 by Peggy Aycinena


This week’s blog post is authored by Bill Finch, Senior VP at CAST, Inc.
, long-time provider of IP cores and platform IP products. The discussion below maps the evolution of technologies and strategies that produced today’s IoT to the critical road map needed to achieve tomorrow’s.


*****************

IoT: The Second Coming

The second wave of the IoT is about to start. In the first wave, there was little clarity about what functionality really mattered. Engineers were tasked with getting products out ASAP. Because of the uncertainty and rush, most first-wave products were built around off-the-shelf parts made by IDMs (Integrated Device Manufacturers). The emphasis was on getting things working, not on optimization.

This will not be true in the second wave.

Read the rest of IoT: The Second Coming

CPSDA 2016: Part 1, Creationists Rejoice

 
August 18th, 2016 by Peggy Aycinena


This is Part 1 of a 5-part discussion
of the International Workshop on Design Automation for Cyber-Physical Systems co-located with the Design Automation Conference in Austin in June. Attending this all-day event on Sunday, June 5th, required a commitment of 9 hours and a $200 registration fee, albeit it came with a generous box lunch.

Over the course of the day, 10 speakers expounded on everything from complexity to reliability, from resilience to resource management, from smart buildings to smart grids to smart cars, and threw in a large dollop, as well, of how to deal with those miscreants among us who see opportunities in the emerging world of CPS to do small, medium, and large amounts of harm to our fellow humans and institutions.

Now it’s true, the thought leaders who spoke at CPSDA were consistently articulate, intelligent and well-informed. Nonetheless – even after 9 hours of intense listening, and quite a bit of caffeine – I was still not exactly sure what a cyber-physical system is. So let’s be creative and make up our own definition.

Read the rest of CPSDA 2016: Part 1, Creationists Rejoice

IP Panel: What keeps you awake at night?

 
August 11th, 2016 by Peggy Aycinena


It’s fantastic to see that the ESD Alliance is following through
with its new-found commitment to promote discussion about the IP industry. On Wednesday, September 14th, the Alliance is hosting an evening panel at their headquarters in Santa Clara to discuss semiconductor IP issues that “Keep You Awake at Night”.

As background, consider that the massive amounts of IP involved in building a modern SoC may translate into IP vendors losing millions of dollars if their IP is used therein without proper licensing. At the same time, semiconductor companies also wrestle with troubling issues if their engineers accidentally reuse a core without proper licensing, possibly exposing their employers to huge liabilities. The ESD Alliance event in September promises to address these thorny problems.

Moderated by industry leader Warren Savage – formerly CEO of IPextreme, but now GM of IP at Silvaco with the acquisition announced just prior to DAC – the evening’s two panelists come from interesting backgrounds.

Read the rest of IP Panel: What keeps you awake at night?

Remembering Mark Templeton: One of the Greats of IP

 
July 23rd, 2016 by Peggy Aycinena


The semiconductor IP industry is reeling at news of the tragic death of Mark Templeton
while white water kayaking last weekend in Oregon. Well known, widely admired, and held in great esteem for both his intelligence and unassuming style, Templeton will be sorely missed, not just in the IP industry, but across the entire tech sector.

Per the Press Release: “Mark R. Templeton, 57, was a highly respected venture capitalist in Silicon Valley who used his background as an engineer to foster scientific advancement. In his capacity as a director and board member of numerous tech companies and organizations, he was instrumental in driving growth in the intellectual property market through a combination of technical and business innovation.”

Read the rest of Remembering Mark Templeton: One of the Greats of IP

TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise