IP Showcase 
Peggy Aycinena
Peggy Aycinena is a contributing editor for EDACafe.Com EDAC CEO Panel: Does ARM control the conversation?February 28th, 2013 by Peggy Aycinena
If you’re free on the evening of Thursday, March 14th, you should plan on attending EDAC’s annual CEO Forecast Panel. It promises to be full of executive content, albeit perhaps a bit light on forecast content, but oh well. That’s the nature of life in the Publicly Traded Fast Lane these days. Along with the CEOs of Mentor Graphics, Cadence, Synopsys, and Nimbic, the president of ARM will also be on stage, Simon Segars. Segars is no stranger to public speaking. You can hear his recent ARM TechCon 2012 keynote here. But it’s not what Segars will say on stage at the DoubleTree Hotel in San Jose on March 14th that matters. It’s his body language, and you’ll only be able to read that if you’re in the room. Read the rest of EDAC CEO Panel: Does ARM control the conversation? M&A: Cadence to acquire Cosmic CircuitsFebruary 7th, 2013 by Peggy Aycinena
Interesting news this week that Cadence will be acquiring Cosmic Circuits, interesting because Cosmic Circuits is “a provider of analog/mixed-signal IP cores in the 40nm and 28nm process nodes, with 20nm and FinFET development well underway.” Great idea to keep expanding into IP for any EDA company, but does this move put Cadence in direct competition with its own customers? No problem, per the February 7th Press Release: “The addition of the Cosmic Circuits product line will broaden the Cadence IP portfolio, strengthening its solutions to address mobile device, cloud/datacenter and Internet of Things market opportunities.” NVM: Kilopass unpluggedJanuary 31st, 2013 by Peggy Aycinena
Not surprisingly, Silicon Valley based Kilopass Technology continues to advocate for non-volatile memory, in particular the company’s VCM [Vertical Cross-point Memory] bit-cell technology. In a recent phone call with Andre Hassan, Field Marketing and Applications Director at the company, we discussed why Kilopass see the future going their way. ********************** WWJD: In 25 words or less, what is NVM? Andre Hassan: Non Volatile Memory [NVM], at least the Kilopass version, is a one-time programmable standard CMOS process anti-fuse memory that maintains its contents through power down. WWJD: When did volatile memory become King of the Hill? Andre Hassan: With the introduction of SRAM and DRAM from companies like IBM and Intel in the late 1960’s. WWJD: When will NVM mean just memory and not a special form of memory? Andre Hassan: Actually it started out that way with magnetic core memory in the mid-1950s. Since then, the industry has tried to come back to it multiple times. It’s the holy grail that people have been chasing as long as I’ve been in the industry. Xena: IPextreme’s Warrior PrincessJanuary 24th, 2013 by Peggy Aycinena
Sometimes life gets away from you. You post a blog lamenting too little coverage of IP at DATE and DAC, receive in response a number of lively emails, and then sit on all of it because life’s gotten away from you. Among those emails is a telling note from the folks at IPextreme offering to send you some marketing materials they claim is relevant to your thesis about IP, EDA, and conference-coverage disconnects. You accept their offer, but because life is still getting away from you, when the big white envelope from IPextreme arrives, it sits in the InBox, ignored and unopened. Finally the moment arrives when you can no longer allow life to get away. You open the envelope, examine the contents, stagger back in amazement, and after muttering omg several times, sit down to write this blog. Xena, IPextreme’s Warrior Princess, the Graphic Novel & Morality Play will be ignored no more. As you flip through the pages – all 36 of them – you take another sip of wine and wonder why other companies have been ignoring not just Xena, but all she represents. SIP: Neither DAC nor DATE meets the needJanuary 10th, 2013 by Peggy Aycinena
EDAC’s January 7th MSS release details EDA/SIP earnings in Q3_2012, and attributes $423 million to SIP companies out of a total $1,620 billion for the combined industries. The same document cites EDA/SIP earnings in Q3_2011, and attributes $410 million to SIP companies out of a total $1,544 billion for the combined EDA/IP industries that EDAC represents. In other words, and ironically, more than 25% of the revenues reported by the EDA Consortium’s Market Statistics Service are attributed to SIP companies, organizations who work in silicon intellectual property. And why is this ironic? Because if you thoroughly search both the DATE 2013 and DAC 2013 websites, you will find far less than 25% of the content there is dedicated to the topics of SIP, its development or utilization. Marvell’s Weili Dai: articulating Entrepreneurship at IEDMJanuary 3rd, 2013 by Peggy Aycinena
For the first time ever, organizers of the International Electron Devices Meeting honored a member of their community by providing a platform for conversation about translating innovation into business success. The premier event on December 12th in San Francisco featured an hour-long, on-stage, lunch-time interview with Marvell Technology Group VP and GM of Communications and Consumer Business Weili Dai. Ms. Dai co-founded Marvell in 1995 with her husband, Sehat Sutardja, and his brother, Pantas Sutardja. Together they have built an organization which now stands as the fifth largest fabless semiconductor company in the world, one with 7000 employees and an international clientele. If you wanted to know more about Marvell, the information’s out there in spades. If you wanted to know more about the personal story behind Marvell, however, you should have been at the IEDM Entrepreneurs Lunch on December 12th. Ms. Dai gave a compelling interview that day, providing as succinct a summary of what it takes to start and build a company as one could ever hope to hear. The highlight was a description of how, with babe in arms, she was in the audience at the Greek Theater on the Berkeley campus watching her husband receive his PhD in EECS several decades ago. Now today, that child is himself a PhD candidate in the same school where his father earned a PhD and his mother a BS in Computer Science. Sehat Sutardja and Weili Dai have a younger son, as well, who is currently an undergraduate at Cal, also in the School of Engineering. Read the rest of Marvell’s Weili Dai: articulating Entrepreneurship at IEDM Reflex CES: Linking IP, FPGAs, and IEDMDecember 13th, 2012 by Peggy Aycinena
France-based Reflex CES [Custom Embedded Systems] announced this week what the company calls “the industry’s first release of the Reflex CES Aurora-like IP core based on Altera FPGAs. The core enables interoperability between Xilinx Virtex-6 LXT and Altera Stratix IV and Stratix V GX FPGAs.” Sylvain Neveu, Reflex CES Co-founder and CEO, is quoted: “With our Reflex CES Aurora-like IP core, designers can easily migrate to new FPGA families with minimum risks, reuse their previous designs, and choose the best FPGA technology for their boards and systems using the Aurora protocol.” So if that’s an Aurora-like IP core, what’s an Aurora IP core? The answer is, it’s from Xilinx: Esencia: from services to softwareDecember 6th, 2012 by Peggy Aycinena
Last month, Lou Covey posted comments regarding a blog posted here about Esencia Technologies, the company that received Software Best-in-Show at ARM TechCon. He took issue with my suggestion that it was unclear why Esencia received the award. Covey’s comments prompted my phone call with Karl Kaiser, VP of Engineering at Esencia, who explained: “EScala is a design platform that takes a C algorithm for things like MP3 encoders, and creates an IP block for the design – a reprogrammable core for the target architecture. EScala allows you to generate a core that fits your algorithm. “At Esencia, we have provided a lot of ASIC design services and wanted to find a way to simplify the traditional RTL flow – architecting, partitioning, implementing, and writing the testbench. EScala is a result of that effort and is unlike anything else on the market. |
|
|
|||||
|
|
|||||
|
|||||
