Peggy Aycinena is a freelance journalist and Editor of EDA Confidential at www.aycinena.com. She can be reached at peggy at aycinena dot com.
REUSE 2017: Opportunity knocks, Who’s answering
December 7th, 2017 by Peggy Aycinena
It goes without saying that IP is a pivotal part of the semiconductor supply chain today. Organizations like Arm and Synopsys reap huge benefits from being among the principal suppliers of that IP. But there are hundreds of IP companies in the world – big, medium, and small – that also provide IP.
Potentially, they could all be participating in something like Reuse 2017. Arm, for instance, is participating in the conference, along with dozens of smaller companies. Synopsys, however, is not.
Why is that? The IP community has been so long in finally having conferences specific to their interests, it would seem that every opportunity to meet fellow IP vendors under one roof, to collaborate and compare notes on common issues, would be sought after.
But then Synopsys is a huge company, above and beyond its footprint in the IP industry. They have their own, highly funded, highly attended user conferences. And they have DAC, among many other conferences to participate in.
True, they were very visible at the Design & Reuse IP-SoC conference in Grenoble early this month, where CEO Aart de Geus was a headliner on the main stage there. But would he not have been saved that trip if he had arranged to headline at Reuse 2017 instead?
Apparently, not. Synopsys does not seem to need the exposure offered by an IP conference in their own backyard.
Which begs the question: Are all IP conferences created equal?
Clearly, the largest IP event on the planet is ARM TechCon, with huge attendance and hundreds of companies clamoring to be part of the show. Yet still Arm was in Grenoble – in the person of Sir Robin Saxby, who also headlined there – and Arm is coming to Reuse 2017.
Even more delicious, Arm was in the audience for the RISC-V panel hosted by the ESD Alliance earlier this year. In fact, the Arm rep who attended that event quite specifically pointed out to me that wherever and whenever RISC-V is being discussed, Arm is there. Listening. Learning. Observing. Thinking.
It would appear that Arm does want to take advantage of every opportunity to mix and mingle with fellow IP vendors, even those open-source types that could possibly undermine Arm’s primacy.
What an interesting situation: The IP behemoth Arm participating in the big, medium, and smaller IP venues. The EDA/IP behemoth Synopsys, not so much.
So, if you’re an IP vendor – or someone to whom the IP industry is important – are you going to Reuse 2017?
The line-up of speakers is terrific, they’ll be addressing a robust set of topics, and with close to 40 exhibiting companies, there will be lots of opportunities to network and learn on December 14th.
Above and beyond that: If you’re an IP vendor, supporting every IP show would seem important, no matter the size. Use it or lose it, as they say.
If you haven’t registered to attend Reuse 2017, you can do so here.
The topic is not specifically called out in the program for REUSE 2017. Although there is an afternoon panel titled, “IC Open Innovation”, where undoubtedly the topic will slip into the conversation.
Of course, everyone knows that RISC-V is charting its own course, thanks to its own conference/workshops. Reports that their November confab in Silicon Valley drew in more than 500 attendees should be duly noted by everyone in the IP community.
Tags: Achronix, Aldec, Andes Technology, Aphion, Archband, ARM, Avery Design Systems, CAST, Certus Semiconductor, ChipEstimate.com, City Semiconductor, Corigine, DAC, eFabless, FlexLogix, Intel, Intrinsic ID, IP-SoC, Menta, Mixel, Mobile Semiconductor, Mobiveil, Moortec, NSCore, NVM Engines, OmniDesign, Open-Silicon, QuickLogic, Reuse 2017, RISC-V, Samsung, Semi IP Systems, SiFive, Silicon Creations, Silvaco, Sintegra, SmartFlow, Sofics, Sonics, Surecore, Synopsys, True Circuits, Uniquify