Posts Tagged ‘Aart de Geus’
Wednesday, March 27th, 2013
Companies like to be covered by The Press when The Press has something nice to say about them. When The Press doesn’t have nice things to say about them, companies don’t like The Press anymore and they close up inside themselves like a sea anemone at low tide on a sunny day. That’s why the whole concept of having a Press Corps in an industry is dumb.
Nonetheless, The Press continues to exist pretty much everywhere and that’s where the dumb thing gets even dumber. People who work in The Press think of themselves as important. I kid you not. They think the things they say, the pearls of wisdom they embed in endless streams of blogs, articles, and even tweets, somehow impact decision making inside of the companies The Press are blogging, opining, and tweeting about. But that’s not really true. It’s just plain dumb that The Press think that what they say actually matters.
So what does matter? What really does make a difference inside of a company? What really impacts the decision making and/or decision makers inside a company? It’s simple: The customers.
(more…)
Tags: Aart de Geus, SNUG 2013, Synopsys Users Group Silicon Valley 2013 No Comments »
Thursday, March 14th, 2013
From the podium in San Jose’s DoubleTree Hotel, Jasper Design Automation President & CEO Kathryn Kranen introduced tonight’s EDAC CEO Forecast Event as being “practically perfection” and she was right. With 97 people in the room, the event ran for 97 minutes and the audience [undoubtedly] gave the panel discussion a 97% approval rating. Kudos to all involved, including EDAC for hosting, and OCP-IP, Mod Marketing, and the DoubleTree for sponsoring the event.
Kranen started off the evening by bragging on good news out of EDA: It’s up and to the right for revenue in the industry, with a 4.9 percent increase between 3Q11 and 3Q12. She cited increased stock valuations over the last year for ARM [37%], Cadence [30%], Mentor [26%], PDF Solutions [98%], and Synopsys [17%] as an indication of the viability of EDA as an investment vehicle: If you’d put $100 into each of these companies a year ago, she said, you would have netted a 41% increase in a portfolio today worth $706.90, beating out other investment indices such as the NASDAQ and S&P 100 over the same time period.
(more…)
Tags: 14nm FinFET, Aart de Geus, Ansys, Apple, ARM, Cadence, Computer History Museum, DAC, DATE, DoubleTree, EDA Reunion, EUV, Google, Gordon Moore, Jasper Design Automation, Jim Hogan, Joe Costello, Kathryn Kranen, Lip-bu Tan, Mentor Graphics, MOD Marketing, Nimbic, OCP-IP, Raul Camposano, Rich Valera, Samsung, Simon Segars, Synopsys, Wally Rhines 2 Comments »
Thursday, May 31st, 2012
Stop the presses! Someone other than the CEO of Mentor, Synopsys, or Cadence is going to be the Chair of EDAC.
What? Has the world come to an end?
Nope, but it turns out that even staid EDAC has, at last, learned how to innovate. It turns out that Mentor, Synopsys, and Cadence have, at least, seen the light and decided that they shouldn’t always be at the head of the class. As of yesterday, May 31st, there’s a new Chair at EDAC and it’s Kathryn Kranen, President & CEO at Jasper Design Automation.
Kathryn, of course, is well known within the EDA community. She’s been CEO at Jasper since 2003. Prior to Jasper, Kathryn was CEO of Verisity Design, and earlier on served as VP of North American sales at Quickturn. At the outset of her career, after earning a BSEE at Texas A&M, she worked as a design engineer at Rockwell, and then joined Daisy Systems in advance of her role at Quickturn.
In addition, Kathryn was named the 2005 recipient of the Marie R. Pistilli Woman in EDA Achievement Award, and has been an extremely hard working member of the Board of Directors of EDAC for many years.
I am personally elated at the news, and wish Kathryn all the best!
(more…)
Tags: Aart de Geus, Dane Collins, Dean Drako, Ed Cheng, EDAC, EDAC Board of Directors, EDAC Chair, Jasper Design Automation, John Kibarian, Kathryn Kranen, Oz Levia, Raul Camposano, Ravi Subramanian, Simon Segars No Comments »
Tuesday, April 24th, 2012
There’s good news and bad news, in my opinion, with regards to Rajeev Madhavan, founder and CEO of Magma Design Automation, a company that was acquired by Synopsys on February 22, 2012.
The good news it that Rajeev is available to the press for candid interviews like the one included below. The bad news is Rajeev is not going to be part of the EDA landscape as he explores various options for the next phase of his life – and that means the industry will be just that much less interesting, at least for a while.
We spoke by phone in late February.
***********************
Peggy: Hey, Rajeev, how are you doing?
Rajeev: I’m doing pretty much okay as I think about what’s next. I’ve got opportunities, and I’ve got other interests I can now pursue – most people rarely get this kind of opportunity in life, so I’m grateful.
(more…)
Tags: Aart de Geus, Andy Bechtolsheim, Cadence, EDA, Intel, M&A, Magma, Magma Design Automation, Mentor Graphics, Rajeev Madhavan, Synopsys, TSMC, Wally Rhines, Wind River 1 Comment »
Saturday, March 17th, 2012
A lot of ink is always spilled over the EDAC CEO Forecast Panel, and this year was no different.
Ed Sperling moderated the panel and had slides to facilitate. They’re available here on the EDAC website. The full video version of the event is now available, as well.
If you would rather read about it, Mike Demler transcribed the event, Paul McClellan encapsulated the event, Richard Goering observed the event, and Steve Leibson abstracted the event.
I was also there on February 29th in Santa Clara, but rather than re-invent the wheel and provide redundant commentary, I’ve taken my notes from the evening and used them to create a Word Cloud. [see below]
If you study it carefully, you’ll see it pretty much sums up the emphasis of the panel discussion: Synopsys’ Aart de Geus, Mentor’s Wally Rhines, Cadence’s Lip-bu Tan, ARM’s Simon Segars, and Gradient’s Ed Cheng in conversation with Ed Sperling, exchanging ideas about Different Problems in EDA: Tools, Power, IP, Memory, Integration, Systems, Hardware, Software, Money and Innovation.
Now let’s look at the Word Cloud without any of the names, just the issues that swirled about in the conversation on February 29th. (more…)
Tags: Aart de Geus, Ed Cheng, Ed Sperling, EDAC, Lip-bu Tan, Mike Demler, Paul McClellan, Richard Goering, Simon Segars, Steve Leibson, Wally Rhines No Comments »
Friday, February 17th, 2012
Here’s your February Pop Quiz.
******************
1 – DVCon 2012 starts on February 27th. The conference was first held in _____.
a) 1989
b) 1995
c) 1998
d) 2003
2 – The IEEE Standards Association [IEEE-SA] oversees approximately _____ standards and _____ standards under development.
a) 500, 900
b) 800, 600
c) 900, 500
d) 700, 900
3 – The IEEE Standard associated with VHDL is _____.
a) IEEE Std 1064
b) IEEE Std 1076
c) IEEE Std 1164
d) IEEE Std 1176
4 – Accellera merged with _____ in 2011.
a) VSIA
b) OSCI
c) OCP-IP
d) OVI
5 – DVCon is managed by MP Associates, the same group that manages _____.
a) ICCAD
b) DesignCon
c) Semicon
d) ISQED
6 – The 2007 General Chair of DVCon was _____.
a) Tom Fitzpatrick
b) Stephen Bailey
c) Shankar Hemmady
d) Gabe Moretti
7 – SystemVerilog was donated to Accellera in _____.
a) 2000
b) 2001
c) 2002
d) 2003
(more…)
Tags: Aart de Geus, Accellera, Andrew Piziali, Brett Cline, Brian Bailey, Cadence, Cliff Cummings, CPF, DVCon, Gabe Moretti, Gary Smith, Grant Martin, IEEE Standards, JL Gray, John Cooley, Karen Bartleson, Kathryn Kranen, Magma, Mentor, MP Associates, OSCI, OVI, OVM, Paul McLellan, Rajeev Madhavan, Richard Goering, Synopsys, SystemC, SystemVerilog, Ted Vucurevich, UPF, UVM, Verilab, Verilog, VHDL, VHDL International, Wally Rhines 1 Comment »
Friday, February 10th, 2012
Pay close attention. You will be tested on the following.
DVCon stands for Design & Verification Conference. Not surprisingly, it’s targeted at design and verification engineers. Despite rumors on the street, design and verification engineers are still two different types of employees, particularly at the big design houses. That’s why DVCon is applicable to both. Two disciplines. One conference.
DVCon happens every year around this time at the Double Tree Inn in San Jose. Approximately 700 people attend. The conference is 4 days long, including 2 days of tutorials on either side of 2 days of technical sessions. There’s always one major panel, this year on February 28th, that showcases industry execs. Famously, it used to be moderated by John Cooley. Now it’s moderated by JL Gray, who is also famous.
JL’s panel this year will include Ted Vucurevich, John Costello (sic erat scriptum), Gary Smith, and Jim Hogan. If you do not know who these people are, perhaps you should not be coming to DVCon. Unless you’re a design or verification engineer, in which case that’s okay. You’ll probably know someone on the panel the next day hosted by Brian Bailey, who is not famous. He is legendary. Brian’s panel is about Hardware-Assisted Verification and includes people from Qualcomm, ARM, SpringSoft, Xilinx, and Cadence.
DVCon also has a major keynote, this year on February 29th, which features the CEO of one of the Big 3 EDA companies. Last year it was Mentor’s Wally Rhines. This year it’s Synopsys’ Aart de Geus. His talk is entitled: Principles for Success in IC Design. DVCon is well known for this type of positive thinking. Last year, JL Gray’s panel was entitled: Making Great Products Great. This year it’s entitled: The Resurgence of Chip Design. You will not find a keynote at DVCon entitled: Principles for Failure in IC Design, nor a panel entitled: Making Great Products Lousy. That kind of thinking is not what DVCon is all about.
DVCon is sponsored these days by Accellera Systems Initiative, a single organization created last year out of two separate organizations, Accellera and OSCI. That’s because both organizations are interested in system-level design. NASCUG is also interested in system-level design. It too has a presence at DVCon. If you don’t know what NASCUG means, click here. Meanwhile, remember that Accellera was itself created in 2000 out of two separate organizations, OVI and VHDL International. This type of thing is also what DVCon is all about. People helping people make their organizations better. People helping people figure out how we can all get along.
Creating standards is another way of figuring out how we can all get along. Which brings us to Karen Bartleson. Like Accellera Systems Initiative, Bartleson is a single person who represents two complementary ideas: Standards and Positive Thinking. This is why Karen is the perfect person to be General Chair of DVCon. She is Synopsys’ go-to person for all things related to Standards, and she is nothing, if not all about Positive Thinking. Add these together, and multiply by two, and you see why this is the second year in a row that Karen has been DVCon General Chair.
Karen will not be General Chair next year. She will be busy doing something else. She will be serving as President of the IEEE Standards Association, overseeing 900 different standards and the 15,000 people who maintain and update those standards. Maybe she could invite all of those people to DVCon in 2013, although it might get a little crowded if they all came. MP Associates, the folks who run DVCon (and DAC among other things), might run out of conference bags. Nonetheless, MP Associates is a very capable organization. If Karen Bartleson got all 15,000 IEEE standards committee members to come to DVCon next year, I’m sure that MP Associates would be up to the task.
Speaking of people who like people, that brings us to the idea of networking, wine/beer, and exhibit halls. DVCon serves up a generous dollop of all three, along with the tutorials, keynotes, panels, and technical sessions. I have checked with Karen Bartleson and she assures me that when the DVCon 2012 Exhibit Hall is open – February 28th from 3:30 to 6:30 pm, and February 29th from 4:00 to 7:00 pm – there will be lots of networking, food, wine/beer, and sanctioned recruiting amidst the 30+ exhibitor booths.
She also emphasized that the wine/beer will be complementary to all attendees. That might be a tall order for next year if 15,000 people come to DVCon. All the more reason why you should be planning to come this year. Serving up wine and hors d’oeuvres to 700 people is an order of magnitude easier than serving same to 15,000. Even if highly capable MP Associates could pull it off. Or if DVCon organizers could afford it.
Speaking of money, DVCon is good there as well. They have made enough money to be profitable several years in a row. Accellera Systems Initiative, apparently, also has some extra money because they will be presenting a monetary award to the Best Paper winners at DVCon. Yet another reason to attend. The Best Paper selection will be done by the attendees themselves, voting throughout the conference to determine who will be announced Big Winner in the last session on February 29th. Karen said receiving Best Paper at DVCon is something special, particularly given the quality of the papers submitted.
Okay, if you’ve read carefully to this point, there’s only three things left to do.
* Register for DVCon.
* Watch Karen Bartleson’s upcoming Conversation Central interview with the DVCon 2012 Technical Program Chair and Tutorials & Panel Chair on February 16th.
* Take the quiz, which will be posted here on February 17th.
*************************
Tags: Aart de Geus, Accellera Systems Initiative, Brian Bailey, DVCon, JL Gray, Karen Bartleson, NASCUG No Comments »
|