Posts Tagged ‘Doulos’
Thursday, February 13th, 2014
If ever there was a year when you thought to attend DVCon, this should be it, according to a recent phone call with Cadence Fellow Stan Krolikoski, serving as General Chair for the second year in a row. That’s because DVCon 2014 will be serving up the D and the V in equal measure, and won’t be skewed towards the V in DVCon as it has been [perhaps] in the past.
Per Stan, “We’ve gotten feedback every year from attendees that they want more emphasis on design. They say they like verification, but they want more design, so last year I gave marching orders to the Technical Program Committee [headed by Paradigm Works’ Ambar Sarkar] that they should add more people on the review committee who represent design.
“It’s actually been a long time in coming. Although last year was the 25th anniversary of the conference, 10 years ago the name was changed to DVCon. Prior to that, it was HDLCon and the content reflected that name. When the name was changed to DVCon it was supposed to include both design and verification, but [functional verification emerged as the larger focus].”
That focus meant that those types of experts tended to dominate attendance, according to Stan, but that’s been fixed this year: “We will still have excellent functional verification sessions at DVCon – everything for the beginner through to the guru, it’s all there – but we will also have sessions on low-power design, on analog/mixed signal, and on system-level design, as well as IP integration. We’re clearly moving away from just verification in adding lots of design content to the program that’s of interest to our audience.”
(more…)
Tags: Accellera Systems Initiative, Ambar Sarkar, Barbara Benjamin, Cadence, David Black, Dennis Brophy, Doulos, DVCon 2014, Extension Media, Harry Foster, HighPointe Communications, ISQED, Janick Bergeron, JL Gray, John Blyler, John Cooley, Karen Bartleson, Kathy Embler, Lynn Bannister, Martin Barnasconi, Mentor Graphics, MP Associates, NXP Semiconductor, Paradigm Works, Shankar Hemmady, Stan Krolikoski, Synopsys, Verilab, Yatin Trivedi
No Comments »
Thursday, July 19th, 2012
This week, Accellera Systems Initiative is announcing a new version of its SystemC library, Version 2.3 to be exact. There hasn’t been a new version since way back in 2005 with Version 2.1 (albeit 2.2, a bug-fix release, was published in 2006), so this is the culmination of a lot of hard work.
I spoke by phone with Accellera Systems Initiative Language Working Group Chair David Black, Senior Member of Technical Staff at Doulos, on July 17th.
Black explained, “The purpose of Version 2.3 is to reflect the latest version of IEEE Standard 1666 – to fundamentally demonstrate new features introduced into the SystemC standard, which includes TLM 2.0, previously an OSCI-only standard and now part of the IEEE standard. Interested parties can download the SystemC 2.3 library from the Accellera Systems Initiative website. This download includes several bug fixes, the latest TLM 2.0 and new SystemC features”
I asked Black who has participated in this work, and how often they meet. He said, “The Language Working Group of Accellera Systems Initiative includes all of the major EDA vendors – Cadence, Mentor, Synopsys, and Forte – and service providers such as Doulos and Circuit Sutra – and various members of the industry such as Intel, TI and STMicro, with everyone contributing a perspective.
“I am the Co-Chair of the SystemC Language Working Group along with Andy Goodrich [Forte Design Systems] and took over my position from Mike Meredith [also with Forte]. Key contributors also include Tor Jeremiassen [TI], John Aynsley and Alan Fitch [Doulos], Bishnupriya Bhattacharya [Cadence], Jerome Cornet [STMicroelectronics], Dr. Torsten Maehne [UPMC], Pat Sheridan and Bart Vanthournout [Synopsys], and Philipp Hartmann [OFFIS], along with many others.
(more…)
Tags: Accellera, Accellera Systems Initiative, Alan Fitch, Andy Goodrich, Bart Vanthournout, Bishnupriya Bhattacharya, Cadence, David Black, Doulos, Dr. Torsten Maehne, Forte, Jerome Cornet, John Aynsley, Mentor, Mike Meredith, OFFIS, OSCI, Pat Sheridan, Philipp Hartmannm, STMicro, Synopsys, SystemC Library 2.3, Tor Jeremiassen, UPMC
2 Comments »
Tuesday, June 5th, 2012
Each year, both Gary Smith and John Cooley provide a “Must See” list of companies they recommend attendees seek out and talk with at the Design Automation Conference. DAC 2012 was no different: Gary’s 2012 list had 27 companies and Cooley’s had over 80. Short of one, all of the companies on Gary’s list also appeared on John’s.
However, there were almost 200 exhibitors at DAC in San Francisco so clearly many companies exhibiting were not on these lists, which made for an interesting exercise: Go out onto the Exhibition Hall floor and only talk to companies who are not on the lists.
That’s what I did each day in San Francisco, walking up to booths without an appointment and in the process finding a host of articulate technologists, and their enterprises, which seem to exist under the radar at DAC. On Monday, June 4th, I spoke with 5 of them.
(more…)
Tags: AST, Bill Billowitch, CAST IP, DAC 2012, Doulos, Fred Balistreri, Martin Porcelli, Nikos Zervas, Paul Lindemann, Ravi Apte, StarNet Communications, SynTest
No Comments »
|
