In the movies, when a person acts irrationally they are usually declared to be mad and quickly placed in a straitjacket for the protection of themselves and those around them. If we continue those thoughts into the world of verification, SystemVerilog must be declared to be a mad language. (more…)
![EDACafe.com Blogs](/blogs/images/EDA_blog_header.gif)
The Breker Trekker