Posts Tagged ‘Shishpal Rawat’
Thursday, August 3rd, 2017
Of all of the EDA-related conferences that have taken place over the years, one of the very best has probably been one of the least well-known.
EDPS – the Electronic Design Process Symposium – has been held for the last 24 years in the spring in Monterey. The beloved destination of the late, great Gary Smith, EDPS has been host to some of the most informed conversations, esteemed speakers, and highest caliber content in EDA. Ever.
And now – proving that it actually is possible to improve Best in Class – the organizers of EDPS have made two radical changes, changes that will have far-reaching impact for the conference and its excellent content.
For the first time this year, EDPS is going to be in Milpitas, not 2 hours south in Monterey, and the conference is going to be happening in September, not April.
This is great news. Now people who live and work in Silicon Valley can more easily access the 2-day program and can more readily partake of the content. And those flying in from out-of-town can get to the conference venue more quickly without a long, strenuous drive to the coast.
(more…)
Tags: EDPS, Electronic Design Process Symposium, Gary Smith, Shishpal Rawat
No Comments »
Thursday, February 23rd, 2017
Accellera has just announced that Lu Dai, Senior Director of Engineering at Qualcomm, is the new chair of the organization.
Although Intel’s Shishpal Rawat, recently retired from Intel, is a hard act to follow as Accellera Chair given his long, productive years leading the organization, if anyone can do it Lu Dai can. He’s enthusiastic, energetic, optimistic, and an engineer – and not necessarily in that order.
Before talking about Accellera in our phone call this week, Dai spoke about DVCon, anchor tenant of Accellera’s outreach to design and verification engineers around the world. This next week, the Silicon Valley version will unfold in San Jose, with DVCon India happening in September, DVCon Europe in October, and the first-ever DVCon China in April.
(more…)
Tags: Accellera, DVCon, DVCon China, DVCon Europe, DVCon India, DVCon U.S., Lu Dai, Qualcomm, Shishpal Rawat
1 Comment »
Thursday, January 26th, 2017
If you were to attend only one Kaufman Award dinner throughout your career, tonight’s might have been the right choice: a lovely meal in downtown Silicon Valley, and presentations full of warmth, respect, humor and clear-eyed admissions, all in honor of CMU’s Dr. Andrzej Strojwas, long-time CTO at PDF Solutions.
Having interviewed Prof. Strojwas some months ago when he was first named the 2016 Kaufman Award winner, and knowing the event was in the capable hands of the ESD Alliance, this evening’s ambiance was not a complete surprise. But the display of emotion and palpable affection with which Dr. Strojwas is held by colleagues and family was almost mesmerizing.
In fact, as PDF CEO John Kibarian hit his stride at the podium, detailing the lifetime of achievements and leadership at the core of Dr. Strojwas’ award commendation, there could be no looking away.
(more…)
Tags: 2016 Phil Kaufman Award, Aart de Geus, Andrzej Strojwas, Carnegie Mellon, ESD Alliance, IEEE CEDA, John Kibarian, Lip-bu Tan, Lucio Lanza, PDF Solutions, Shishpal Rawat, Steve Director, Wojciech Maly
No Comments »
Wednesday, October 26th, 2016
Last week on Friday and Saturday, the IEEE Council on EDA hosted a 2-day workshop to discuss the future of design automation. Mentor Graphics provided the venue – a large conference room in their Fremont/Silicon Valley campus – and workshop leaders, UCSD Prof. Andrew Kahng, UCSD Prof. Farinaz Koushanfa, and Intel alum/CEDA President Shishpal Rawat provided the welcome.
Over the two days, a group of 50+ attendees – representing a wide cross-section of academics and industry experts – launched into conversations that were lively, energized, at times contentious, and completely engrossing. Put simply, there was no better place on the face of the globe on October 21st and 22nd where tech junkies were more intellectually challenged and entertained than at the Design Automation Futures Workshop in Fremont.
What made the workshop so compelling? For this, their inaugural DAFW, CEDA chose to address neuromorphic computing – the ultimate hotness related to machine learning, with a lot of promise for future applications. It doesn’t get any more design futures, or futuristic, than this.
(more…)
Tags: Andrew Kahng, DAFW 2016, Design Automation Futures Workshop, Farinaz Koushanfa, Google, IEEE CEDA, Intel, Machine Learning, Magma, Mentor Graphics, O-In Design Automation, Patrick Groeneveld, Richard Ho, Shishpal Rawat, Synopsys, The Rolling Stones, UC San Diego
1 Comment »
Thursday, September 29th, 2016
Dr. Andrzej J. Strojwas, professor of Electrical and Computer Engineering at Carnegie Mellon University, has been named recipient of the 2016 Phil Kaufman Award for Distinguished Contributions to Electronic System Design.
Interestingly, this is the first year that the Kaufman award is being presented for contributions to Electronic System Design, not EDA. Very appropriate given that Strojwas’ contributions are in manufacturing and not design. Prof. Stojwas is CTO at PDF Solutions, which per company CEO John Kibarian has never been an EDA company. And with Kibarian serving as co-chair of the ESD Alliance, the organization formerly known as EDAC has now fully embraced its role across the entirety of electronic system design.
Besides this nod to EDAC’s ongoing evolution, the larger implications in CEDA and the ESD Alliance naming Andrzej Strojwas as this year’s Kaufman recipient are profound: The problems associated with electronic systems are not so much in the design these days, but in the extraordinary difficulties associated with manufacturing those designs. It’s really tough, as you all know, when the structures being manufactured are smaller than the wavelengths of light used to etch them.
Which bring us back to Dr. Strojwas. He has been CTO at PDF for 20 years. Back in the last century/millennium, the problems of manufacturing below 193 nanometers could only have been guessed at, yet the company was already working on the intriguing issues of capturing post-manufacturing data and somehow packaging it up to make it useful: How does the semiconductor supply chain glean vital information about the vagaries of manufacturing a real chip and send it back up to the designers so they can learn from the reality when they put pen to paper to design the next hypothetical?
This engineering of the engineering demands scientific curiosity, steely eyed attitudes towards the realities of physics and material science, and a large dollop of business savvy to navigate between the needs and demands of the foundries and the needs and demands of the designers. Let’s allow Dr. Strojwas to take it from here. We spoke by phone this week after his award was announced.
(more…)
Tags: 2016 Phil Kaufman Award, Andrzej Strojwas, Carnegie Mellon University, CEDA, Chenming Hu, Design for Manufacturing, EDA Consortium, ESD Alliance, IEEE Council on Electronic Design Automation, John Chen, John Kibarian, Larry Pileggi, Moore's Law, PDF Solutions, Randy Bryant, Rick Wallace, Rob Aitken, Ron Rohrer, Semitech, Shishpal Rawat, SRC, Stephen Director, Texas Instruments, Wojciech Maly
2 Comments »
Tuesday, June 7th, 2016
A big 10-gallon hats-off to Charles Alpert & Team for injecting fresh creativity and energy into the 53rd annual Design Automation Conference. Those who knew little about Alpert, and I’m among those few, were overwhelmed by the DAC General Chair and Host of the Opening Session who took the stage Monday morning in Austin.
Straightaway, Charles shed his corporate persona in favor of his Texas roots, welcomed us all to his home town, asked that we call him Chuck, offered photos and first names only of the entire DAC Executive Committee, showed us a map of a new and innovate layout for the DAC Exhibit Hall – including a central boulevard that Baron Haussmann himself would have celebrated – and then asked us to help him do two things:
Keep Austin Weird, apparently a principle plank in the City’s Charter, and ergo to Keep DAC Weird, as well as Nerdy, Fun and Alive. And no sooner did Chuck extend this request, than it was …
(more…)
Tags: 53rd Design Automation Conference, Anna Balazs, Anne Cirkel, Bob Smith, CEDA, Charles Alpert, Chris Rowen, DAC 2016, ESD Alliance, Jiang Hu, Lars Reger, Marie Pistilli, Michael McNamara, Nicole Amoaka, NXP/Freescale, Pat Pistilli, Peng Li, Sharon Hu, Shishpal Rawat, Soha Hassoun, Steve Levitan, Wally Rhines
No Comments »
Thursday, February 4th, 2016
On a phone call last week with the DVCon 2016 General Chair, Synopsys’ Yatin Trivedi, and 2016 Technical Program Chair, eInfochips’ Ambar Sarkar, I was again reminded of two unalienable truths: DVCon is a labor of love for those who have been involved for so long, and without these people the conference simply would not exist.
DVCon is the granddaddy of all design and verification conferences. It’s been housed annually in Silicon Valley since before the beginning of time, this year from February 29 to March 3 at the DoubleTree Hotel. As inevitable a part of the yearly conference cycle as DVCon may be, however, always remember that nothing is forever.
Learning and networking opportunities like DVCon only exist because a group of over-achieving volunteers continue to infuse the event with their special brand of energy and credibility. The conference goes on and on, because of the selfless dedication of the folks who carve time out of their busy professional lives to lead it — to solicit, vet and assemble the technical program, and to solicit, vet and assemble the exhibition hall (a unique ‘science fair’ sort of a deal that opens every afternoon after the technical sessions have wrapped up for the day).
But these kinds of volunteers do not always step forward and even when they do contribute at this level, their efforts often go unnoticed. Hence, when you think of DVCon, remember to be grateful to the team that brings it to you. Nothing lasts forever, even if DVCon seems likes it could. End of sermon.
(more…)
Tags: Accellera, Ambar Sarkar, Dennis Brophy, DVCon 2016, DVCon Europe, DVCon India, Lynn Bannister-Garibaldi, Shishpal Rawat, SystemC Users Group, Yatin Trivedi
No Comments »
Thursday, June 11th, 2015
Most mortals at the end of the day on Monday this week in San Francisco polished off their beers on the DAC Exhibit Hall floor at 7 pm and headed out for dinner and some R&R to prepare for the rigors of Tuesday. For those truly passionate about the future of Design Automation, however, Monday’s labors did not end at 7 pm. They had only begun.
Because in Room 300 from 7 pm to 8 pm, a series of visionary talks were offered — not one of them more than 3 minutes long — each proposing a different direction that the highly skilled DA community might take this industry by capitalizing on its vast expertise in optimization, algorithms, and hardware/software co-design. It was a great hour of presentations, which by the way was also a contest, complete with a panel of judges who got to choose the top three proposals and award cash prizes.
(more…)
Tags: Andrew Kahng, CEDA, DA Perspective Challenge, DAC, Design Automation Conference, IEEE Council on Electronic Design Automation, Shishpal Rawat
2 Comments »
Thursday, September 25th, 2014
Last week I had a chance to chat by phone with Accellera Chair Shishpal Rawat, and when I say chance that’s accurate. Rawat is so busy these days, it’s hard to believe he has time for any extraneous conversations. Not only does he have a full-time job at Intel, he has been chair of Accellera for four years and now is ramping up to take over the reins at CEDA at well.
Among other activities, both Accellera and CEDA sponsor several key conferences in the industry. Accellera is the primary sponsor of the Design and Verification Conference and Exhibition (DVCon). I asked Shishpal about this year’s efforts to take DVCon on the road and how that dovetails with the changes he’s seen at Accellera over his years of leadership.
He said, “Without a doubt, the biggest change is the international outreach that we are now doing in our programs. DVCon will debut in Bangalore this month and will debut in Europe next month on October 14th and 15th in Munich. Expanding the conference this way has required a great deal of work on the part of local dedicated volunteers in both India and Europe, in addition to the efforts of our established corps of hardworking people. We expect a very big group of attendees at both of these shows, which adds to the work load for everyone involved.”
(more…)
Tags: Accellera, Cadence, CEDA, Dennis Brophy, DVCon, IEEE Standards, Intel, Jill Jacobs, Karen Pieper, Mentor Graphics, Shishpal Rawat, Synopsys, System Verilog AMS standard, SystemC, UPF, UVM, Verilog
No Comments »
|
