Search Results
Wednesday, October 7th, 2015
Tags: Altera, Avago, Breker, Broadcom, chip, EDA, EZchip, Freescale, functional verification, Hynix, IC Insights, IHS, Intel, Internet of Things, IoT, iSuppli, LSI, Marvell, MediaTek, Mellanox, mentor, Micro, Micron, MStar, NVIDIA, NXP, PLX, PMC-Sierra, Qualcomm, Renesas, semiconductor, Skyworks, SoC, SoC verification, Top 20
No Comments »
Friday, October 2nd, 2015
Tags: Accellera, Breker, Cadence, EDA, functional verification, graph, graph-based, horizontal reuse, mentor, PSWG, randomization, scenario model, scheduling, simulation, SoC verification, test generator, Universal Verification Methodology, uvm, vertical reuse, VIP
No Comments »
Wednesday, September 23rd, 2015
Tags: 1801, Accellera, ARM, Breker, Common Power Format, CPF, DV, EDA, emulation, formal analysis, functional verification, graph, graph-based, mentor, scenario model, simulation, SoC verification, standards, Synopsys, test generation, TrekSoC, TrekSoC-Si, Unified Power Format, UPF, use cases
No Comments »
Wednesday, September 16th, 2015
Tags: Accellera, Breker, Cadence, DVCon India, EDA, functional verification, graph, graph-based, horizontal reuse, mentor, PSWG, randomization, scenario model, scheduling, simulation, SoC verification, SystemVerilog, test generator, Universal Verification Methodology, uvm, vertical reuse, VIP
No Comments »
Tuesday, September 8th, 2015
Tags: Accellera, Breker, Cadence, EDA, functional verification, graph, graph-based, horizontal reuse, IEEE, mentor, PSWG, randomization, scenario model, scheduling, simulation, SoC verification, subsystem, SystemVerilog, test, test generator, Universal Verification Methodology, uvm, vertical reuse, VIP
No Comments »
Wednesday, September 2nd, 2015
Tags: Accellera, Breker, device driver, EDA, embedded systems, functional verification, graph, graph-based, hardware, hardware-dependent software, HdS, PSWG, realistic use case, scenario model, simulation, SoC verification, software, software-driven verification, test generator, use case
No Comments »
Tuesday, August 25th, 2015
Tags: Breker, EDA, formal analysis, functional verification, graph, graph-based, scenario model, simulation, SoC verification, software-driven verification, static analysis, test generator, Universal Verification Methodology, uvm, validation, VIP
5 Comments »
Thursday, August 20th, 2015
Tags: Accellera, Breker, CVC, dvcon, DVCon India, EDA, functional verification, graph, graph-based, IBM, mentor, PSWG, scenario model, simulation, SoC verification, software-driven verification, test generator, Universal Verification Methodology, uvm, veriflabs, VIP
No Comments »
Wednesday, August 12th, 2015
Tags: Accellera, Breker, dvcon, DVCon India, EDA, functional verification, graph, graph-based, mentor, PSWG, realistic use case, scenario model, simulation, SoC verification, software-driven verification, test generator, Universal Verification Methodology, use case, uvm, VIP
No Comments »
Wednesday, August 5th, 2015
Tags: Accellera, Breker, device driver, EDA, functional verification, graph, graph-based, hardware, hardware-dependent software, HdS, PSWG, realistic use case, scenario model, simulation, SoC verification, software, test generator, use case
No Comments »
|
