San Jose should be hopping next week as chip design verification enthusiasts from all over arrive for the annual DVCon conference and exposition that runs Monday through Thursday, February 26-March 1, at the DoubleTree Hotel.

If you plan to attend, stop by our tabletop in the foyer directly across from the entrance to the exhibit area. You can find out about the ESD Alliance’s charter, programs, initiatives and ongoing events. Exhibitors and attendees can pick up copies of its latest newsletter and giveaways for members and companies interested in joining.

While Monday’s a full day of tutorials, attendees will stick around for the DVCon Expo and Reception that will be held from 5 p.m. until 7 p.m. The exhibit floor is open Tuesday, February 27, and Wednesday, February 28, from 2:30 p.m. until 6 p.m. as well. The tutorial program continues Thursday.
(more…)

The Electronic System Design ecosystem community turned out in force for the Phil Kaufman Award Ceremony and Dinner honoring Dr. Rob A. Rutenbar, senior vice chancellor for Research at the University of Pittsburgh. The evening, hosted by the ESD Alliance and the IEEE Council on EDA (CEDA), was sponsored by ACM SigDA, Arm, Cadence, Mentor, a Siemens Business, PDF Solutions and Synopsys.

I’ll post more photos in a few days. Meanwhile, here are just a few highlighting the special evening.

Phil Kaufman Award Ceremony and Dinner attendees.

(more…)