Much has changed in the last 30 years

When I first launched Aldec in 1984, home computers hadn’t quite taken off and innovations such as the compact disk and those oversized, power draining cellphones were still struggling to obtain mass acceptance.

Fast forward 30 years, even those of us in the electronics industry have whiplash from the speed at which technology is advancing and delivering new products. Buyers are more eager to become early adopters of innovative new technology, and smarter, faster tools are required to keep pace.

As a long-time member of the Electronic Design Automation (EDA) community, Aldec has had a front row seat to the technology race and over the years we have celebrated many successes of our own. Here, our product managers reflect on some of our most memorable highlights from 2013.

“We continued to enhance Riviera-PRO’s debugging tool suite with new tools for UVM-based verification environments such as class hierarchy visualization, dynamic object debugging and visualization. Riviera-PRO continues to win over new users, and will keep delivering helpful new tools like ‘UVM Graph’ in 2014.”

“Our 90’s kid Active-HDL celebrated its Sweet 16 and still continues to win awards as the popular choice for FPGA designers thanks to its global project management, powerful simulation performance, documentation and debugging tools.”

For the rest of this article, visit the Aldec Design and Verification Blog.

Tags: Active-HDL, aldec founder, alint, ceo, class hierarchy visualization, comprehensive fpga vendor support, debugging, debugging tools, design, documentation, dynamic object debugging, dynamic object visualization, eda, electronic design automation community, fasttrack online training, FPGA Design, global project management, hes sw, hes-7 soc/asic prototyping, IP and Training Partner community, linting, microsemi, powerful simulation performance, riviera-pro debugging tool suite, rtax/rtsx prototyping solutions, SoC and ASIC Prototyping, spec-tracer requirements lifecycle management, support for uvm, sw validation platform, uvm, uvm-based verification environments, verification, vhdl-2008 support, xilinx zynq

Categories: Emulation/Acceleration, FPGA Design, Functional Verification, Requirements Management, SoC Design and Validation, Specialized Applications

This entry was posted on Friday, January 10th, 2014 at 2:08 pm. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.