>> "DIG" - Design Implementation Group for MAGMA Users
Thread views: 17644 View all threadsNext thread*Threaded Mode

01/28/06 09:06 AM
Logic path delay for mux with enable line Report this article as Inappropriate to us !!!Login to Reply

I have a basic doubt regarding the timing calculation for a multiplexer with an enable input. The mux is a part of the combinational logic path between a set of input and output registers.
I need to find the maximum logic delay in this path in order to compute the max clock frequency, as well as any hold time violations.
How are the mux 'delay from data' or 'delay from enable' to be used for finding the logic path delay?

Jump to


DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise