Legend and Circuit Semantics Invite EDA Community to Demos at DATE That Show How to Improve Timing and Characterization of SoC Designs

—(BUSINESS WIRE)——
Who
Circuit Semantics, Inc. (CSI), the leading provider of modeling and
characterization software for high-performance integrated circuit (IC)
design and Legend Design Technology, Inc., a leading supplier of EDA
software for circuit simulation and memory IP (Intellectual Property)
characterization, invite attendees at the Design Automation and Test
in Europe (DATE) Conference to learn how to improve their ASIC, DSP,
microprocessor and high-speed communications designs.

What
Demonstrations feature Legend's MSIM(R) circuit simulator used with
Circuit Semantics DynaCell(TM) and DynaCore(TM) circuit
characterization software.

Where
Legend Design Technology Stand # 9325
CNIT, La Defense, Paris, France

When
Tuesday, February 17, 1000-1900
Wednesday, February 18, 1000-1800
Thursday, February 19, 1000-1700


Information and Registration

For more information about Circuit Semantics, please visit the Circuit Semantics website at www.cicuitsemantics.com. To make an appointment at DATE, please contact Endric Schubert -- +49 (0) 160 95 100 689; Endric.Schubert@CircuitSemantics.com

For more information about DATE, please visit www.date-conference.com.

About Circuit Semantics

Circuit Semantics, Inc. provides electronic design automation (EDA) software that supports precise, gate-level abstraction and analysis of transistor-level circuits, and accelerates timing closure for designs fabricated in nanometer process technologies. Circuit Semantics is headquartered at 2410 Charleston Road, Mountain View, California 94043, telephone 650-564-9100. For more information, visit www.circuitsemantics.com.

About Legend Design Technology

Legend Design Technology, Inc. is a leading provider of characterization and simulation software for semiconductor Intellectual Property (IP) in SoC designs. With an emphasis on productivity and value, the company's software revolutionizes the time consuming and error prone processes associated with characterization. Legend Design Technology is headquartered at 2880 Lakeside Drive, Suite 101, Santa Clara, California 95054, telephone 408-748-8888. For more information, visit www.LegendDesign.com.

DynaCell and DynaCore are trademarks of Circuit Semantics, Inc. All other trademarks and tradenames are the property of their respective holders.



Contact:
ValleyPR
Georgia Marszalek, 650-345-7477

Email Contact



Review Article Be the first to review this article
Aldec

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
SEMICON Southeast Asia 2018 at New Malaysia International Trade & Exhibition Centre (MITEC) Kuala Lumpur Malaysia - May 22 - 24, 2018
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise