Cadence Demonstrates Flash Memory Offering at 2011 Flash Memory Summit

SAN JOSE, CA -- (MARKET WIRE) -- Aug 08, 2011 -- Cadence Design Systems, Inc. (NASDAQ: CDNS)

WHO:
Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, showcases its integration-ready, proven flash IP solutions at the 2011 Flash Memory Summit.

WHAT:
Cadence is demonstrating design and verification IP that enable the successful integration of flash memory technology into ASICs and SOCs. Combining technology from both Cadence and the Denali acquisition, the company's comprehensive offering enables the rapid deployment of systems for storage, enterprise and networking applications.

Demonstrations include:

  • Flash memory controller solutions
  • Advanced low-density parity check (LDPC) error correction technology
  • Host system interfaces including PCI Express solutions
  • Hardware/software integration solutions including verification IP ( VIP) and memory models

The company will also participate in two sessions:

  • Session 302: "Non-volatile Design Practices and Methodologies." Moderated by Bob Pierce, senior technical marketing manager, SoC Realization at Cadence, the panel will look at architectural and design challenges associated with delivering SSD products. Specifically, the session will explore using multiple interfaces that offer higher IOPs (input/output operations per second). Additional topics include CPU challenges and system-level design aspects associated with using FPGAs.
  • Session 307: "PCIe Storage 2." Ashwin Matta, engineering director, SoC Realization, at Cadence, will present on an implementation of the PCIe Gen3 specification, with features targeted at maximizing flexibility and performance of data access within a storage subsystem.

WHEN:
Exhibit Hours:
Wednesday, August 10, Noon - 2 p.m. and 5:30 - 7 p.m.
Thursday, August 11, Noon - 2 p.m.

Cadence Panels:
Non-volatile Design Practices and Methodologies
Thursday, August 11, 8:30 - 9:40 a.m.

PCIe Storage 2
Thursday, August 11, 2 - 3:15 p.m.

WHERE:
The Flash Memory Summit is being held at the Santa Clara Convention Center in Santa Clara, CA. Demonstrations will take place in the Cadence Booth #206. Sessions will take place in the convention center conference rooms.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Media contact: 
Joany Draeger
Cadence Design Systems

Email Contact
408-428-5220 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Currently No Featured Jobs
Upcoming Events
MAPPS 2018 Summer Conference at The Belmond Charleston Place Charleston SC - Jul 22 - 25, 2018
International Test Conference India 2018 at Bangalore India - Jul 22 - 24, 2018
SRTC-2018 at The Leela Ambience Gurugram NEW DELHI India - Jul 25 - 26, 2018
MPSoC Forum 2018 at The Cliff Lodge 9320 South Cliff Lodge Drive Snowbird UT - Jul 29 - 3, 2018
TrueCircuits: IoTPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise