STMicroelectronics Presents on Satin Technologies’ Automated Design Quality Monitoring at DATE 2011

Real-life examples will be used to illustrate productivity gains from fact-based quality monitoring

MONTPELLIER, France – March 9, 2011 – At DATE 2011, Satin Technologies, the company that delivers software solutions for fact-based design quality monitoring and closure, will be featured in a presentation by STMicroelectronics on automating quality monitoring to improve design productivity. Satin Technologies also will be exhibiting the company’s VIP Lane® quality solution in Booth 41 at the conference. DATE 2011 (Design, Automation and Test in Europe) takes place from 14 to 18 March in the Alpexpo Espace Alpes Congres, Grenoble, France.


Title: “STMicroelectronics automates quality monitoring for improved design productivity”

Subject: The Central CAD and Design Solutions (CCDS) group at STMicroelectronics is in charge of developing and deploying design libraries, kits, flows and methodologies throughout the different groups at ST and ST-Ericsson. They also offer internal design services for very complex chips.

In order to make design quality monitoring more timely and accurate, ST CCDS has adopted VIP Lane to help turn their design checklists into fully automated dashboards. These dashboards are the foundation for on-the-fly, fact-based communication between all stakeholders of a given design project.

This presentation will show the benefits of this approach (sharing of more formal design practices, accurate communication between design teams, shorter design cycles) and illustrate these benefits with real life examples.

Speaker: Christian Bouveron, Design Methodology Manager, ST CCDS

Place: Exhibition Theatre

Time: March 15, 2011, 5:30-5:50pm


About Satin Technologies

Satin Technologies delivers software solutions for fact-based design quality monitoring and closure. Working within customers' design flows, the company’s VIP Lane® turns customers' design practices (for IP blocks, SoCs, embedded systems) into a robust and reliable set of quality criteria and metrics. These customer-based parameters are used to create automated, sharable dashboards and quality compliance reports. Providing an alternative to manually filled, time-consuming checklists and documents, VIP Lane® shortens time-to market by delivering effective flow integration and on-the-fly quality monitoring at zero overhead to design teams.

VIP Lane® is a registered trademark of Satin Technologies. All other product or service names are the property of their respective owners. All rights reserved.


#  #  #

Media Contacts:

Europe: Michel Tabusse, Satin Technologies, @ +33 (0)467 13 00 87

North America: Linda Marchant, Cayenne Communication, (USA) 919-451-0776, Email Contact


Review Article Be the first to review this article

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Applications Engineer for intersil at Palm Bay, Florida
Design Verification Engineer for intersil at Morrisville, North Carolina
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise