Independent BDTI Benchmarks Recognize CEVA-TeakLite-III as Most Area Efficient and Energy Efficient of all Processors in Its Class

SAN JOSE, Calif., Feb. 18 /PRNewswire/ -- CEVA Announces Certified BDTI DSP Kernel Benchmarks(TM) Results for the CEVA-TeakLite-III(TM) DSP

SAN JOSE, Calif., Feb. 18 /PRNewswire-FirstCall/ -- CEVA, Inc. [(NASDAQ: CEVA); ], a leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores, announced today that Berkeley Design Technology, Inc. (BDTI) has published certified results for the 32-bit CEVA-TeakLite-III DSP core on its BDTI DSP Kernel Benchmarks(TM). The CEVA-TeakLite-III achieved highest DSP Area Efficiency and highest DSP Energy Efficiency of all processors in its class certified by BDTI using this benchmark suite. In addition, CEVA-TeakLite-III achieved a DSP Speed score of 2140 on the BDTIsimMark2000(TM) metric (a summary measure of the signal processing speed of a processor), trailing only the CEVA-X1620 DSP core.


CEVA-TeakLite-III(TM) is a third-generation DSP architecture based on the broadly adopted TeakLite family of DSP cores. The dual-MAC, 32-bit processing architecture also features a 10-stage pipeline, enabling the core to reach operating speeds higher than 550 MHz. CEVA-TeakLite-III address multiple target applications, including low-cost 2G/2.5G/3G wireless baseband modems, wideband voice and audio processors, portable media players, femtocells, voice-over-IP residential gateways and High Definition (HD) audio applications requiring advanced audio standards such as Dolby Digital Plus 7.1, Dolby TrueHD and DTS-HD.

"BDTI's evaluation of our CEVA-TeakLite-III DSP core provides an impartial and reliable data source for the performance and efficiency of our DSP," said Eran Briman, vice president, Corporate Marketing at CEVA. "The benchmark results validate the outstanding all-round performance of the CEVA-TeakLite-III and highlight the unique attributes of this architecture for both low-power portable and performance-hungry home entertainment audio applications, in an area efficient processor design."

In a newly released independent white paper from BDTI, the company stated: "BDTI's benchmark results indicate that, compared to the other in-class processors benchmarked by BDTI, CEVA-TeakLite-III provides strong DSP performance coupled with excellent area and energy efficiency. For applications with mid-range signal processing requirements and stringent die size or energy consumption constraints, CEVA-TeakLite-III deserves serious consideration." The white paper is available at

Using 16-bit data, the CEVA-TeakLite-III achieved a BDTIsimMark2000 score of 2140, in addition to recording the highest BDTI certified scores of any processor in its class for DSP Area Efficiency (BDTIsimMark2000/mm2 score of 1880) and DSP Energy Efficiency (BDTIsimMark2000/mW score of 31). The benchmark results are available at

About CEVA, Inc.

Headquartered in San Jose, Calif., CEVA is a leading licensor of silicon intellectual property (SIP) DSP Cores and platform solutions for the mobile handset, portable and consumer electronics markets. CEVA's IP portfolio includes comprehensive solutions for multimedia, audio, voice over packet (VoP), Bluetooth and Serial ATA (SATA), and a wide range of programmable DSP cores and subsystems with different price/performance metrics serving multiple markets. In 2008, CEVA's IP was shipped in over 300 million devices. For more information, visit

Web site:

Review Article Be the first to review this article

Featured Video
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Design Verification Engineer for intersil at Morrisville, NC
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Applications Engineer for intersil at Palm Bay, FL
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise