Mentor Graphics Olympus-SoC Place-and-Route System Qualifies for TSMC 40nm Processes

WILSONVILLE, Ore.—(BUSINESS WIRE)—December 11, 2008— Mentor Graphics Corporation (Nasdaq: MENT) today announced the qualification and immediate availability of its Olympus-SoC™ place-and-route system for chip designs targeting TSMC's 40nm process. These include the efficient 40nm (LP) process for handheld and wireless devices, and the 40nm General Purpose (G) for performance-oriented CPU, GPU, game consoles and networking devices. Olympus-SoC provides a multi-corner, multi-mode driven IC implementation platform that concurrently optimizes timing, power, signal integrity, and manufacturing variability.

“We worked with Mentor Graphics to qualify Olympus-SoC for our 40nm process,” said S.T. Juang, senior director of design infrastructure marketing at TSMC. “We are looking for a place and route system that can meet our requirements and pass our qualification process. All our requirements were met and we expect designers to benefit as they move to TSMC’s most advanced production process.”

In addition to being qualified by fulfilling TSMC’s 40nm process requirements, Mentor’s next generation Olympus-SoC place-and-route system concurrently analyzes and optimizes for variations in process corners, manufacturing, and design modes. Based on patented multi-corner, multi-mode technology and an ultra-compact data model, it comprehensively addresses the performance, capacity, time-to-market, and variability challenges occurring at the leading-edge process nodes. Product highlights include adaptive variability engine, multi-corner multi-mode clock tree synthesis, DFM-driven routing, embedded signoff quality timing engine, multi-corner multi-mode signal integrity (SI), and advanced chip assembly capabilities. In addition, the Olympus-SoC system now provides task-oriented parallelism technology that allows timing analysis and optimization tasks to run in parallel to deliver up to seven times improvement in timing analysis run times, and up to four times improvement in design closure times using eight CPU cores. The solution is proven with multiple tapeouts in various application segments.

“TSMC is a critical partner for Mentor Graphics, and we’ve had great success working together to provide the most advanced solutions for physical verification, DFM, and DFT technologies, now qualified for Reference Flow 9.0,” said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “The addition of our Olympus-SoC system completes Mentor’s design-to-silicon flow for TSMC customers, giving them the most complete, robust and production proven IC implementation solution available.”

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

(Mentor Graphics is a registered trademark and Olympus-SoC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners).


Mentor Graphics
Gene Forte, 503-685-1193
Email Contact
Sonia Harrison, 503-685-1165
Email Contact

Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
SEMICON West 2018 at Moscone Center North, Room 24-25, 730 Howard St, San Francisco, CA 94103, USA San Francisco CA - Jul 11 - 12, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise