Calypto to Demonstrate Power Optimization, Functional Verification Products at CDNLive! Silicon Valley Designer Expo

SANTA CLARA, Calif.—(BUSINESS WIRE)—September 4, 2008— Calypto Design Systems Inc., the leader in sequential analysis technology, will demonstrate PowerPro CG (clock gating) and SLEC (sequential logic equivalence checker) Wednesday, September 10, at the Designer Expo (Booth #60) during CDNLive! Silicon Valley 2008 at the San Jose Convention Center in San Jose, Calif.

Additionally, Calypto will present, A verifiable path from system-level to register transfer level (RTL) implementation using Sequential Logic Equivalence Checking, as part of the Cadence System Level Design Techtorial. This half-day techtorial titled, Advanced methodologies, flows and best practices for SoC IP design and verification using high level synthesis (HLS) with C-to-Silicon Compiler, will be held Tuesday, September 9.

For more details on Calypto, visit: www.calypto.com.

To learn more about CDNLive!, go to: http://w2.cadence.com/cdnlive/na/?.

About Calypto

Founded in 2002, Calypto Design Systems, Inc. empowers designers to create high-quality, low-power electronic systems by providing best-in-class power optimization and functional verification software, based on its patented sequential analysis technology. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, Si2 and is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America. Corporate Headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. More information can be found at: www.calypto.com.

Calypto, PowerPro, SLEC and Enabling ESL are trademarks of Calypto Design Systems Inc. All other trademarks are property of their respective owners.



Contact:

Public Relations for Calypto Design Systems
Nanette Collins, 617-437-1822
Email Contact




Review Article Be the first to review this article

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Design Verification Engineer for intersil at Morrisville, NC
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Applications Engineer for intersil at Palm Bay, FL
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise