Japan's STARC Selects Extreme DA GoldTime as the Reference Timing Tool for STARC's Variation-aware IC Analysis Flow

Santa Clara, Calif., October 1, 2007 --  Extreme DA™ announced the selection by Japan's leading semiconductor research organization, the Semiconductor Technology Academic Research Center (STARC), of the Extreme DA GoldTime™ timing analyzer. GoldTime is now the reference tool for STARC’s statistical static timing analysis (SSTA) flow, v1.5. STARC is targeting this month for release of the new flow to its member companies.

Statistical Analysis Software Required for IC Designs at 65-nm or Below At advanced process nodes of 65-nanometers (nm) and below, statistical analysis software is required for analyzing systematic and random variations that affect the performance of IC designs. Variation-aware analysis helps designers understand the effects that variations have on achieving timing targets for their IC designs.

STARC has established the precision of the GoldTime timing analyzer and completed a study that validated a variation-aware SSTA flow using a wide range of 65-nm designs. STARC engineers analyzed test chips and confirmed the benefits of the SSTA design flow compared with traditional worst-case corner methods. STARC expects its member companies to see design performance improvements of approximately 10 percent through reduction in unnecessary pessimism. The companies can also expect to reduce turn-around-time, IC die area, and power loss through leakage.

The STARC SSTA v1.5 flow features the GoldTime SSTA to optimize performance in conjunction with common IC design tool sets. Extreme DA is the technology leader in advanced timing analysis software that improves parametric yield and addresses the many process variations in the latest generation of semiconductors.

"Our member companies are increasing their requests for an advanced, variation-aware analysis solution for timing sign-off," said Nobuyuki Nishiguchi, vice-president and general manager of Development Department-1 at STARC. "Our variation-aware flow using SSTA technology from Extreme DA will not only enhance accuracy and quality of timing analysis, but will also enhance efficiency of timing closure, with aggressive pessimism reduction and feedback results to place-and-route tools. The design sign-off and optimization provided by the SSTA flow will reduce turn-around-time, IC die area, and power leakage. In addition, it will enable increased clock speed for better performance.”

"The selection by STARC of Extreme DA GoldTime as the reference tool for its variation-aware SSTA flow is a strong endorsement of the technological leadership of our timing solution," said Mustafa Celik, president and CEO of Extreme DA. "The speed, accuracy, precision, and capacity of our new-generation analysis tools have now been verified, and can be used by STARC member companies across Japan. We look forward to extending our collaboration with STARC to validate new kinds of analysis that will be crucial for makers of advanced IC designs.”

About STARC


The Semiconductor Technology Academic Research Center (STARC) of Yokohama, Japan is a research consortium co-founded on December 28, 1995 by major Japanese semiconductor companies. STARC's mission is to contribute to the growth of the Japanese semiconductor industry by developing leading edge System-on-Chip (SoC) design technologies.

STARC shareholders are Fujitsu Limited, Matsushita Electric Industrial Co., Ltd., NEC Electronics Corporation, Oki Electric Industry Co., Ltd., Renesas Technology Corporation, Rohm Co., Ltd., Sanyo Semiconductor Co., Ltd., Seiko Epson Corporation, Sharp Corporation, Sony Corporation, and Toshiba Corporation. For more information about STARC, please visit www.starc.jp.

About Extreme DA


Headquartered in Santa Clara, Calif., venture-funded Extreme DA develops and licenses software products for the timing sign-off of 65- and 45-nanometer integrated circuits. The company’s investors include Foundation Capital, IT-Farm Corporation, and Lanza techVentures. For the latest news and information on Extreme DA, visit www.extreme-da.com or write to Email Contact.

Extreme DA and Extreme GoldTime are trademarks of Extreme DA. All other legal marks are the property of their respective owners.

Contact :

Graham Bell, Director of Marketing
Extreme DA
Email Contact
+1-408-588-1112, ext. 22

Abbie Kendall,
PR Counsel for Extreme DA
Armstrong Kendall, Inc.
Email Contact
+1-503-672-4681


Read the complete story ...
Rating:


Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec

Featured Video
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Design Verification Engineer for intersil at Morrisville, NC
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Applications Engineer for intersil at Palm Bay, FL
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise