Can the chip design - verification divide be plugged in with some knee jerk band aid type strategies?

April 5, 2006 -- Not if we are open to facing the fact that “completing functional verification” has become one of the most critical requirement of handing off the chip design to the fab and the continuous survey inputs are reinforcing the truth that the multi million dollar problem is only getting worse every minute.

The unprecedented convergence of wireless and electronic devices requires the SOCs to have a microprocessor, DSPs, custom logic (digital & analog) and memory all on a single chip with a continuous need for ever growing functionality as well as performance improvements. The highest quality working silicon should be 100% functional and should hit the shelves on time.

If we all agree that the ever shrinking time to market and the very miniscule window for profitability of these extremely power packed complex SOC designs pose a serious crisis then why do we not want to approach the problem with a well defined strategy in mind.

We read an article about the unsurpassed benefits of a functional formal verification tool and we are ready to throw out the traditional simulation based verification techniques in favor of advanced mathematical analysis techniques, not realizing that formal verification does not work well on data paths or on large pieces of control logic. A formal verification tool is most efficient when it is used for controlled surgical strikes on small pieces of most complex control logic like the ones in arbiters and cache coherency checkers. Even then, it takes a lot of skill and practice to meaningfully constrain the design when running these mathematical checks so that the formal engines can converge to a conclusion in a realistic framework of time. Formal verification should begin in the early stages of design and is not suited at all for chip level verification.

Similarly, Random Test Pattern Generation or RTPG as it is called can be an invaluable tool in getting to the corner case bugs in simulation, that cannot be imagined by the verification engineer, but is useful only if it is kept targeted or directed towards the functionality where we are wary of the existence of bugs. A lot of empty shots in the dark with the hope of getting a bug are as good as the chance of hunting success with the same strategy. A solid RTPG strategy also owes its success to a well thought out set of assertions that continuously check and monitor the design in the background for any design discrepancies while the random tests run in the foreground. Wise coverage metrics also help determine the convergence of the random test patterns with the functionality exercised with these random tests. We do not want to waste valuable simulation cycles on test patterns that do not exercise a piece of design logic that has not been covered in any other test.

Many of the verification strategies also fall flat on their face because no one wants to see the bigger picture. The individual module designers get so engrossed in the verification of their blocks that they do not visualize the fact that these blocks will eventually go into an SOC which will include blocks from other designers and even third party IP vendors. When so integrated, the verification strategy will have to have tests for checking out the intra block connections and timing. Each individual block’s logic at that time will also be subjected to hitherto unknown transactions and timing constraints. This is where a good chip level verification strategy comes in very handy.

What has to be continuously remembered is that every chip today, is being designed for a targeted family of devices that run a certain set of application programs which in turn expect the device to behave in a particular manner. These application program reviews can contribute to a solid system level verification strategy where these real life kind of testing is accomplished to evaluate how well the SOC will do out in the field.

Finally, all designs should be verified in a silicon kind of a situation, whether it is FPGA, hardware accelerated or an emulation solution. At that time, O/S kind of a code that will eventually be what the customer will see of the design must be run on the design to ensure that the design will do fine in the cool looking colorful device that is sold in the market.

It is this kind of a comprehensive and a complete verification strategy that begins with performance runs at the time of architecture development and ends up running the actual silicon on an evaluation board with the verification plan for each of the intermediate stages of design being well thought out, which can ensure that a bug free chip design does not remain a dream but it becomes a goal with a well defined plan.

By Sunil Kakkar who works at MosChip Semiconductor as Vice President of Engineering Operations
Email Contact

Review Article
  • Functional verif is the key of success May 16, 2006
    Reviewed by 'Sachin'
    I was part of block as well as the full chip verification team in my company. And sometimes we found ourselves running the same bud in both the testings, which was a wastage of time, energy and precious simulations cycles. 100% Functional Verification is important for getting the silicon out in the first stepping itself but also reducing the efforts in post silicon validation.

    You have written a sound article.

      2 of 2 found this review helpful.
      Was this review helpful to you?   (Report this review as inappropriate)

  • Reviewed by sandeep May 16, 2006
    Reviewed by 'sandeep'
    Good work done.
    it will definitly help to grow verification technology.

      Was this review helpful to you?   (Report this review as inappropriate)

  • H/w emulation gaining importance May 15, 2006
    Reviewed by 'Abhishek Goel'
    One of the key take-aways from this article is that hardware emulation is gaining importance.
    And with ever-increasing billions of transistors that need to be integrated in future SoCs, verification of such complex chips is going to be a challenge. We will see this emulation gaining more significance in coming days.
    While Verification catches lot of bugs, an emulation on FPGA provides lot of confidence and could be included in the 'recipe' for first pass silicon success.
    The emulation could be extended, if you will, by taking different FPGA samples on different process corners and implementing different IPs/cores on such FPGA and then integrating and testing out the complete logic.

      Was this review helpful to you?   (Report this review as inappropriate)

  • Reviewed by Manoj K May 15, 2006
    Reviewed by 'Manu'
    SOC is verification is a most important part of the design.
    Nowadays new tech is coming and industry are changing their pattern by keeping all those things like Power consumption speed and area minituarisation factors in their mind.

    In this paper the verification technique you have mentioned from the beginning is really appreciable, (like assertion, formal, functional, net list and teh postlayout verification) step should be followed in a systemetic manner to develop a chip and before making this process public.

      One person found this review helpful.

      Was this review helpful to you?   (Report this review as inappropriate)

  • manish saxena May 12, 2006
    Reviewed by 'manish saxena'
    Definitely this is good one article.
    Most important thing which is preferable is the different kinds of verification like formal , functional netlist etc, and but obvious the new one Assertion based verification which one is using by the industries currently is the important and secure step to check the IP properly.
    Thats y this s the gud one article which is having all the neccessary step needed for the verification of the IP core at any step before launching in the market.

      One person found this review helpful.

      Was this review helpful to you?   (Report this review as inappropriate)

For more discussions, follow this link …

ClioSoft at DAC

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
DAC 2018 at Moscone Center West San Francisco CA - Jun 24 - 28, 2018
Symposium on Counterfeit Parts and Materials 2018 at College Park Marriott Hotel & Conference Center MD - Jun 26 - 28, 2018
Concar Expo 2018 at Convention Hall II Sonnenallee 225 Berlin Germany - Jun 27 - 28, 2018
Nanotech 2019 at Tokyo Big Sight East Halls 4-6 & Conference Tower Tokyo Japan - Jun 30 - 1, 2018
ClioSoft at DAC
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise