OneSpin’s Formal Verification Expertise Showcased in May at ChipEx, DVClub, SEE/MAPLD

MUNICH and SAN JOSE, Calif. , April 26, 2018 (GLOBE NEWSWIRE) -- OneSpin® Solutions, provider of innovative formal verification solutions for highly reliable, digital integrated circuits (ICs), will showcase its expertise in May at ChipEx2018, DVClub Europe and SEE/MAPLD.

ChipEx will be held Tuesday, May 1, at the Tel Aviv Convention Center, Tel Aviv, Israel, from 8 a.m. until 4:30 p.m. OneSpin will exhibit and demonstrate its comprehensive formal verification solutions, including Safety Critical Verification, Quantify™ Fault Observation Coverage, SystemC/C++ Design Verification, and Field Programmable Gate Array (FPGA) Implementation Verification.

Nicolae Tusinschi, OneSpin’s product specialist design verification, will present “Meeting the Challenge: Formal Verification of an FPU” at DVClub Europe Tuesday, May 15. Attendees can participate online or in person at locations in Bristol and Cambridge, U.K., and Grenoble, France.

OneSpin will exhibit at SEE/MAPLD (Single Event Effects Symposium/Military and Aerospace Programmable Logic Devices Workshop) at the Marriott La Jolla in San Diego, Calif. The exhibition will run during meal and coffee breaks between technical sessions Tuesday, May 22, from 9:30 a.m. to 8 p.m. and Wednesday, May 23, from 9:30 a.m. until 1 p.m.

David Landoll, OneSpin's solutions architect, will present “Formal Sequential Equivalence Checking for Highly Optimized Safety-Critical FPGAs” Wednesday, May 23, at 9:40 a.m. He also will present “Mitigating Single Event Effects to Meet Functional Safety Standards” during the SEE/MAPLD poster session the same day from 5 p.m. to 8 p.m.

About OneSpin Solutions
OneSpin Solutions has emerged as a leader in formal verification through a range of advanced electronic design automation (EDA) solutions for digital integrated circuits. Headquartered in Munich, Germany, OneSpin is passionate about enabling users to address design challenges in areas where reliability really counts: safety-critical verification, SystemC/C++ high-level synthesis (HLS) code analysis and FPGA equivalence checking. OneSpin’s advanced formal verification platform and dedication to getting it right the first time have fueled dramatic growth over the past five years as the company forges partnerships with leading electronics suppliers to pursue design perfection. OneSpin: Making Electronics Reliable.

Engage with OneSpin at:
Twitter: @OneSpinSolution

OneSpin, OneSpin Solutions and the OneSpin logo are trademarks of OneSpin Solutions GmbH. All other trademarks are the property of their respective owners.

For more information, contact:
Nanette Collins                         
Public Relations for OneSpin         
(617) 437-1822                                         

Primary Logo

Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
SEMICON Southeast Asia 2018 at New Malaysia International Trade & Exhibition Centre (MITEC) Kuala Lumpur Malaysia - May 22 - 24, 2018
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
PCB WEST 2018 Conference & Exhibition at Santa Clara Convention Center Santa Clara CA - Sep 11 - 13, 2018
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise