NetSpeed Collaborates with Cadence to Optimize IP for Advanced Automotive SoC Designs

San Jose, California, Feb. 07, 2018 (GLOBE NEWSWIRE) -- NetSpeed Systems Inc. announced today a collaboration with Cadence Design Systems, Inc. that is intended to provide highly optimized and validated interconnect IP solutions for customers developing advanced system-on-chips (SoCs) for AI and autonomous driving applications. The Cadence Interconnect Validator and Interconnect Workbench can enable performance analysis for NetSpeed IP cache coherency features, giving customers a faster and easier way to configure their IP and optimize their SoCs to meet performance requirements.

0_int_Car-grid.jpg
As ADAS technology matures, manufacturers are extending their focus beyond sensor technology and looking to bring more AI capability onboard.


1_int_NetSpeedLong.JPG



As advanced driver assistance systems (ADAS) technology matures, manufacturers are extending their focus beyond sensor technology and looking to bring more artificial intelligence (AI) capability onboard. There is a growing realization that key AI functions need to reside on the vehicle platform. This is because it is too risky to have to depend on the availability of a network connection and uninterrupted access to services on the cloud for mission-critical capabilities

.
“The development of advanced driver-assistance systems puts intense pressure on designers to meet the increasing demand for high-performance in-vehicle computation,” said Mike Demler, senior analyst at the Linley Group. “To meet these requirements, emerging SoC designs must combine real-time processing with machine learning accelerators running complex AI algorithms, which requires the implementation of high-performance heterogeneous architectures.”


“The problem is that heterogeneous platform designs are far more complex than multicore implementations due to the need to balance diverse processing and traffic needs,” said Sundari Mitra, NetSpeed’s CEO. “At NetSpeed we are using algorithmic methods and applying machine learning technology to make the problem much more manageable for the architect by offering them the best interconnect solutions to choose from. By partnering with Cadence, we are making it much easier and faster for customers to verify their solutions.”


“In our experience, customers designing SoCs for the automotive segment are often looking for a plug-and-play, system-level verification solution,” said Michal Siwinski, vice president of product management and operations, System & Verification Group at Cadence. “As many of these customers are already using the NetSpeed interconnect with the Cadence Interconnect Workbench, a part of the Cadence Verification Suite, we partnered to deliver a joint solution that enables our mutual customers to effectively optimize their SoCs.” 

NetSpeed offers a programmable and highly configurable, cache-coherent IP that enables SoC architects to create custom interconnect solutions that achieve the ultimate performance for their heterogeneous designs. Cadence offers its Interconnect Workbench, a tool that automatically generates a Universal Verification Methodology (UVM) environment, providing functional coverage and offering a cycle-accurate performance analysis of interconnect throughout the SoC.

 
About NetSpeed

Systems NetSpeed Systems provides scalable, coherent on-chip network IPs to SoC designers for a wide range of markets from mobile to high-performance computing and networking. NetSpeed's on-chip network platform delivers significant time-to-market advantages through a system-level approach, a high level of user-driven automation and state-of-the-art algorithms. NetSpeed Systems was founded in 2011 and is led by seasoned executives from the semiconductor and networking industries. The company is funded by top-tier investors from Silicon Valley. It is based in San Jose, California and has additional research and development facilities in Asia. For more information, visit www.netspeedsystems.com.

Attachments:

A photo accompanying this announcement is available at http://www.globenewswire.com/NewsRoom/AttachmentNg/4c370473-6d38-42ef-96b7-daa782fe2394

Attachments:

A photo accompanying this announcement is available at http://www.globenewswire.com/NewsRoom/AttachmentNg/b186fff9-a17f-4ee0-96db-e5f5c9e48766

Pauline Shulman
NetSpeed Systems
415-375-0303
pauline@pshulman.com




Review Article Be the first to review this article
 True Circuits: Ultra PLL


Featured Video
Jobs
Applications Engineer for intersil at Palm Bay, FL
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise