Toshiba Electronic Devices & Storage Corporation Introduces SOI Process with Low Noise Figure for Low-Noise RF Amplifiers for Smartphones

TOKYO — (BUSINESS WIRE) — January 25, 2018Toshiba Electronic Devices & Storage Corporation today announced the development of “TaRF10,” a next generation TarfSOITM (Toshiba advanced RF SOI[1]) process optimized for low-noise amplifiers (LNAs) in smartphone applications.

This press release features multimedia. View the full release here: http://www.businesswire.com/news/home/20180125006449/en/

Toshiba Electronic Devices & Storage Corp.: Appearance of LNA fabricated with TaRF10 (Photo: Busines ...

Toshiba Electronic Devices & Storage Corp.: Appearance of LNA fabricated with TaRF10 (Photo: Business Wire)

In recent years, the increasing speed of mobile data communication has expanded use of RF switches and filters in the analog front end of mobile devices. The resulting increase in signal loss between antenna and receiver circuit has degraded receiver sensitivity, and focused attention on LNAs with a low noise figure[2] (NF) as a means to compensate for signal loss and improve the integrity of the received signal.

Toshiba Electronic Devices & Storage has used its new TaRF10 process to develop a prototype LNA with an outstanding noise figure of 0.72dB and a gain[3] of 16.9dB at a frequency of 1.8GHz.

Mobile devices use many RF switches and LNAs in the receiver circuit, generating a need to reduce circuit size in order to reduce board area utilization. Current LNAs typically use silicon-germanium-carbon (SiGe: C) bipolar transistors, and it has been difficult to integrate LNAs and RF switches fabricated with different processes on the same chip.

The new TaRF10 process can integrate LNAs, control circuits and RF switches on a single chip, as it is highly compatible with the TaRF8 and TaRF9 processes for RF switches, which secure outstanding RF characteristics. TaRF9 realizes lower insertion loss and signal distortion than TaRF8. Toshiba Electronic Devices & Storage now plans to bring to market LNAs with integrated RF switches.

Toshiba Electronic Devices & Storage has developed RF ICs utilizing its subsidiary, Japan Semiconductor Corporation to apply the latest SOI-CMOS technology, and by handling all aspects of the production flow, from RF process technology development to the design and manufacturing, secured a rapid products launch.
To meet next-generation market requirements for 5G smartphones, the company will continue to further improve the characteristics of the TarfSOITM process and develop RF ICs with cutting-edge technology.

Table 1. Main Specifications of LNA

    Mode  

LNA applying TaRF 10
process

  Unit
Chip Size - 0.70×0.43 Mm
Frequency - 1.8 GHz
Supply Voltage - 1.8 V
Supply Current Gain mode 7.4 mA
Bypass mode 50 μA
Control Voltage Gain mode 1.8 V
Bypass mode 0 V
Gain Gain mode 16.9 dB
Bypass mode -1.6 dB
NF Gain mode 0.72 dB
Return Loss (In) Gain mode 8.4 dB
Return Loss (Out) Gain mode 12.1 dB
Reverse Isolation Gain mode 26.5 dB
IP1dB Gain mode -8.9 dBm
IIP3   Gain mode   4.3   dBm
 

1 | 2  Next Page »



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Applications Engineer for intersil at Palm Bay, FL
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise