Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform

RISC-V leader adds Analog Bits to speed time-to-market, improve performance of custom open source-based silicon

SAN MATEO, Calif., Nov. 14, 2017 — (PRNewswire) —   SiFive, the first fabless provider of customized, open-source-enabled semiconductors, today announced that Analog Bits, the industry's leading provider of low-power mixed-signal IP (Intellectual Property) solutions, has joined the growing DesignShare economy. Analog Bits will provide precision clocking macros such as PLLs and SERDES IP available for the SiFive Freedom platforms through the DesignShare initiative. 

For more information, please visit: www.sifive.com

"For two decades, Analog Bits has been an important supplier of low-power IP for use in SoC devices and helped spawn the mobile and computing revolution," said Mahesh Tirupattur, Executive Vice President, Analog Bits. "Through DesignShare, we hope to empower more system developers and provide them with the competitive edge they need to deliver innovative SoC products in a timely manner."

The DesignShare model democratizes access to custom silicon and allows any company, maker or inventor to create an entirely new range of applications. Companies like SiFive, Analog Bits and other DesignShare partners help remove traditional barriers to entry that traditionally have blocked users from developing custom silicon. This provides companies with low- or no-cost IP, reducing the upfront engineering costs required to bring a custom chip design based on the SiFive Freedom platform to realization.

 "The addition of Analog Bits to the DesignShare ecosystem provides engineers with a faster and more efficient way to bring SoCs to market," said Shafy Eltoukhy, who leads the DesignShare program for SiFive. "The adoption of the RISC-V architecture continues to experience significant growth, and with Analog Bits as part of the DesignShare movement, it will be easier and more flexible for designers to employ RISC-V in their future designs across a wide range of implementations."

Within months of launching the DesignShare ecosystem, the initiative has granted system designers access to a wide range of technology. In addition to PLLs and SERDES IP, developers can include cryptographic cores, embedded analytics, debug and trace technology, embedded, reconfigurable FPGA and logic-based, non-volatile memory to their SoCs.

About SiFive
SiFive is the first fabless provider of customized semiconductors based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive democratizes access to custom silicon by helping system designers reduce time-to-market and realize cost savings with customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

About Analog Bits 
Founded in 1995, Analog Bits, Inc. ( www.analogbits.com), is a leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's as well as specialized memories such as high-speed SRAMs and TCAMs.  With billions of IP cores fabricated in customer silicon and design kits supporting processes from 0.35-micron to 7-nm, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.

MEDIA CONTACTS

Jack Kang
SiFive
(510) 673-1309
jack@sifive.com

Stephanie Chan
SHIFT Communications for SiFive
(646) 756-3713
sifive@shiftcomm.com

View original content with multimedia: http://www.prnewswire.com/news-releases/analog-bits-to-provide-precision-pll-and-serdes-ip-to-designshare-for-sifive-freedom-platform-300555405.html

SOURCE SiFive

Contact:
SiFive
Analog Bits, Inc.
Web: http://www.sifive.com




Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec

Featured Video
Jobs
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Applications Engineer for intersil at Palm Bay, FL
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise