Teradyne Standardizes on Cadence Xcelium Parallel Logic Simulator

Xcelium simulator delivers 2X performance speedup on mixed-signal design for test market

SAN JOSE, Calif., Oct. 10, 2017 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Teradyne Inc. has standardized its simulation tasks using the Xcelium Parallel Logic Simulator to accelerate ASIC development for delivery of its automation equipment for test and industrial applications. With the Xcelium simulator, Teradyne achieved a 2X performance speedup with production-use single-core, mixed-signal ASIC verification when compared with its previous simulation solution.

Cadence Logo. (PRNewsFoto/Cadence Design Systems, Inc.) (PRNewsFoto/CADENCE DESIGN SYSTEMS_ INC_) (PRNewsFoto/CADENCE DESIGN SYSTEMS, INC.)

Teradyne, a longtime user of the broader Cadence® Verification Suite, built a verification environment that can deliver first-pass silicon success with mixed-signal designs, accelerating time to market. The Xcelium simulator has quickly become a key component in the verification environment, providing the Teradyne team with an easy-to-use solution that delivers fast simulation performance and ensures high-quality designs. With Teradyne's extensive use of real number models, the Xcelium simulator allows its designers to perform earlier, more complete full-chip mixed-signal verification. In addition to using the Xcelium simulator, Teradyne is also utilizing the Cadence JasperGold® Formal Verification Platform to assist with formal-first verification and expedited debug, and the Cadence vManager Metric-Driven Signoff Platform to effectively integrate the verification process from planning to metrics management across formal, simulation, emulation and verification IP.

"Rapid development and verification of our automation test equipment solutions is critical to our success," said Andre Hendarman, Director of Mixed Signal ASIC Development at Teradyne, Inc. "The Xcelium Parallel Logic Simulator has provided us with the fastest simulation performance by far, which is helping us speed up the delivery of our test products, while also ensuring our designs are of the highest quality."

The new Xcelium simulator further extends the innovation within the Cadence Verification Suite and supports the company's System Design Enablement strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. The Verification Suite is comprised of best-in-class core engines, verification fabric technologies and solutions that increase design quality and throughput, fulfilling verification requirements for a wide variety of applications and vertical segments.

For more information on the Cadence Xcelium Parallel Logic Simulator, please visit www.cadence.com/go/xceliumsim, and for more information on the Cadence Verification Suite, please visit www.cadence.com/go/verificationsuite.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company's System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at  www.cadence.com.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

 

View original content with multimedia: http://www.prnewswire.com/news-releases/teradyne-standardizes-on-cadence-xcelium-parallel-logic-simulator-300533413.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Teradyne Inc.
Web: http://www.cadence.com




Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Applications Engineer for intersil at Palm Bay, FL
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise