OneSpin Solutions' Comprehensive Design Verification Solutions on Display at DVCon

SAN JOSE, CA -- (Marketwired) -- Feb 21, 2017 --

WHO: OneSpin® Solutions, provider of innovative formal verification solutions for error-free digital integrated circuits (ICs)

WHAT: Will demonstrate its four comprehensive design verification solutions -- Quantify™ Fault Observation Coverage, SystemC/C++ Formal Verification Environment, Equivalence Checking-Field Programmable Gate Array (EC-FPGA) and Safety Critical Analysis and Diagnostic coverage -- at DVCon in Booth #701

WHEN: DVCon's Booth Crawl Monday, February 27, from 5 p.m. until 7 p.m., Tuesday, February 28, and Wednesday, March 1, from 2:30 p.m. until 6 p.m.

WHERE: DoubleTree Hotel, San Jose, Calif.
OneSpin and the ESD Alliance will co-host a panel moderated by Jim Hogan of Vista Ventures featuring six well-known verification leaders, including Raik Brinkmann, OneSpin's chief executive officer, who grew their companies from startup to medium-sized industry player. It will be held Monday, February 27, starting at 7 p.m., after DVCon's Booth Crawl, until 8:30 p.m. More information can be found at:

About OneSpin Solutions

OneSpin Solutions is a pioneer of advanced formal techniques to solve practical verification challenges. Its award winning, leading technology enables a versatile range of verification solutions, including agile design evaluation for designers, together with advanced, coverage-driven assertion based verification, and automated apps for a range of design verification tasks. In addition, Onespin provides a safety-critical formal solution for high reliability applications, a SystemC/C++ capability for High Level Synthesis (HLS) code verification, and Equivalency Checking to improve FPGA quality of results. OneSpin has grown dramatically in the last four years, and may be found at many leading electronics companies worldwide.

OneSpin is a registered trademark of OneSpin Solutions GmbH. OneSpin Solutions, OneSpin 360, OneSpin 360 DV, OneSpin 360 DV-Inspect, OneSpin 360 DV-Verify, OneSpin 360 DV-Certify, OneSpin 360 EC-RTL, OneSpin 360 EC-FPGA, OneSpin 360 EC-ASIC, other OneSpin product names, Quantify MDV, GapFreeVerification and the OneSpin logo are trademarks of OneSpin Solutions GmbH. All other trademarks are the property of their respective owners.

For more information, contact:
Nanette Collins 
Public Relations for OneSpin Solutions 
(617) 437-1822 

Email Contact 

Annette Bley
Public Relations for OneSpin Solutions
+44 (0)20 7482 4800

Email Contact 

Review Article Be the first to review this article

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Applications Engineer for intersil at Palm Bay, Florida
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Upcoming Events
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
SemIsrael Technology Week 2018 at Camilo (Green House) Tel Aviv Israel - Mar 19 - 22, 2018
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise