Erwin de Kock Receives Accellera Systems Initiative Technical Excellence Award

NXP’s de Kock will be recognized for his contributions to IP-XACT at DVCon U.S. on February 29, 2016

ELK GROVE, Calif. — (BUSINESS WIRE) — February 22, 2016 — Accellera Systems Initiative (Accellera) announced today that Erwin de Kock, a member of the IP-XACT Working Group and vice chair of the IEEE P1685 Working Group, is the recipient of the fifth annual Accellera Technical Excellence Award. The award was established to recognize the outstanding achievements of an individual among Accellera’s working group members and their significant contributions to the development of its standards.

Mr. de Kock will be presented the award at DVCon U.S. on Monday, February 29th during the Accellera Day luncheon from 12:00-1:30pm at the DoubleTree Hotel in San Jose, California. He will be recognized for his vision and continuous efforts toward the advancement of the IP-XACT standard. IP-XACT is a standardized XML schema that defines and describes electronic components and their designs, complemented with a generator interface for design automation.

“Erwin has been instrumental in the evolution of IP-XACT,” said Karen Pieper, Accellera Technical Committee Chair. “He began his efforts early on with The SPIRIT Consortium and was instrumental in helping to move IP-XACT to IEEE 1685 for ongoing maintenance and further standardization. Following the transfer, Erwin continued his efforts within Accellera and the IEEE. He is a champion of the standard among the user community and has been vital in facilitating its adoption and making it more understandable and usable. We are pleased to announce Erwin as the recipient of the Accellera Technical Excellence Award for 2016.”

“Because of his commitment to the IP-XACT standard and consistent participation in our working group, Erwin’s contribution to the adoption of IP-XACT among the user community worldwide is unmatched,” stated Christian Fraisse, chair of the IP-XACT Working Group. “His tireless efforts to invigorate the forum discussions and provide technical support have been invaluable in educating the user community and have helped to advance IP-XACT’s use.”

"Receiving this award is a tremendous honor,” said Mr. de Kock, who serves as Principal Engineer at NXP Semiconductors. "I have enjoyed being a part of the evolution of IP-XACT with a team of dedicated and talented engineers, working hard together to develop and advance its use. It is gratifying to see the benefits of the IP-XACT standard being applied among the user community today.”

Mr. de Kock has been a member of the Accellera IP-XACT Working Group since 2010. He contributed to the ESL additions in IP-XACT 1.4 and the validation of IEEE 1685-2009 in The SPIRIT Consortium. Following the merger with Accellera, he continued his contributions to the IP-XACT Working Group. He also participated in the Schema Working Group and was vice chair of the IEEE P1685 Working Group which delivered the IEEE 1685-2014. In addition to moderating Accellera’s IP-XACT forum, to further advance IP-XACT’s adoption Mr. de Kock has presented and demonstrated technical updates and industrial use of IP-XACT at technical conferences including DAC, DATE, CODE+ISSS, and DVCon Europe. He holds both a M.Sc. and Ph.D. in Computing Science from Eindhoven University of Technology. Prior to NXP, Mr. de Kock held scientific and engineering positions at Philips Research.

About the Accellera Technical Committee

Accellera's Technical Committee oversees 17 working groups that produce effective and efficient Electronic Design Automation (EDA) and Intellectual Property (IP) standards for today's advanced IC designs. Participants include member companies and industry contributors. Technical contributors typically have many years of practical experience with IC design and developing and using EDA tools. For a list of Accellera Working Groups, please click here.

About Accellera Systems Initiative

Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing maintenance. For more information, please visit Follow @accellera on Twitter or to comment, please use #accellera. For membership information, please contact us. Accellera Global Sponsors are: ARM, Cadence, Mentor Graphics and Synopsys.

About DVCon U.S.

DVCon is the premier conference and exhibition for discussion of the functional design and verification of electronic systems. DVCon U.S. is sponsored by Accellera Systems Initiative, an organization focused on the creation and adoption of EDA and IP standards. For more information, please visit For more information about DVCon, please visit Follow @dvcon_us on Twitter or to comment, please use #dvcon_us.

Accellera, Accellera Systems Initiative, and DVCon and are trademarks of Accellera Systems Initiative Inc. All other trademarks and trade names are the property of their respective owners.


Public Relations for Accellera Systems Initiative
Barbara Benjamin
Phone: +1-503-209-2323
Email: Email Contact

Review Article Be the first to review this article

Featured Video
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Design Verification Engineer for intersil at Morrisville, NC
Applications Engineer for intersil at Palm Bay, FL
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise