Cadence to Keynote, Present Papers at ISQED

SAN JOSE, CA -- (MARKET WIRE) -- Mar 19, 2012 -- Tom Beckley, senior vice president of Research and Development, Custom IC and Signoff, Silicon Realization Group at Cadence Design Systems, Inc, (NASDAQ: CDNS), will deliver a keynote on advanced node chip design at the International Symposium on Quality Electronic Design (ISQED). In addition, Cadence engineers will participate in two paper presentations at the conference.

WHEN: March 19 to March 21

WHERE: Techmart Center, Santa Clara, Calif.

WHAT: Beckley, who leads R&D for Cadence custom IC and signoff technology, will deliver a keynote on, "Taming the Challenges in Advanced Node Design" at 8:15 a.m. March 20.

At 2:30 p.m. March 20, Cadence will join representatives of the IBM Semiconductor Research and Development Center to deliver a paper titled, "Understanding, Modeling, and Detecting Pooling Hotspots in Copper CMP."

At 5:30 p.m. March 20, Sachin Shrivastava and Harindranath Parameswaran from Cadence will deliver a paper titled, "Efficient Reduction Techniques for Statistical Model Generation of Standard Cells."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., in the United States and other countries. All other marks and names are the property of their respective owners

 

Add to Digg Bookmark with del.icio.us Add to Newsvine

 

For more information, please contact:
Dean Solov
Cadence Design Systems
408.944.7226

Email Contact 





Review Article Be the first to review this article
Aldec

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Director, Business Development for Kongsberg Geospatial at Ottawa, Canada
Director, Business Development for Kongsberg Geospatial at remote from home, Any State in the USA
Upcoming Events
IPC Technical Education - PCB Layout - Place and Route at Del Mar Fairgrounds 2260 Jimmy Durante Blvd. Del Mar CA - May 2, 2018
IPC Technical Education at Wisconsin Center 400 W Wisconsin Ave. Milwaukee WI - May 8, 2018
IPC High Reliability Forum at Embassy Suites: Baltimore-At BWI Airport 1300 Concourse Drive Linthicum MD - May 15 - 17, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise