All Categories : Technical Papers Bookmark and Share

Title : Analyzing Chips in a System Context
Company : SIGRITY, Inc.
Date : 24-Aug-2011
Rating :
Downloads : 3

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Chip/system co-simulation can provide the only effective way to identify chip-level power delivery issues that don't show up until the die is incorporated in the system. This presentation describes techniques for assessing a range of designs including 3D IC and 2.5D projects which incorporate silicon interposers. Sigrity products that are part of the TSMC reference flow are highlighted: XcitePI, PowerSI, OrbitIO, XtractIM and OptimizePI.
User Reviews More Reviews Review This File
Aldec

ClioSoft at DAC

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
DAC 2018 at Moscone Center West San Francisco CA - Jun 24 - 28, 2018
Symposium on Counterfeit Parts and Materials 2018 at College Park Marriott Hotel & Conference Center MD - Jun 26 - 28, 2018
Concar Expo 2018 at Convention Hall II Sonnenallee 225 Berlin Germany - Jun 27 - 28, 2018
Nanotech 2019 at Tokyo Big Sight East Halls 4-6 & Conference Tower Tokyo Japan - Jun 30 - 1, 2018
ClioSoft at DAC
Altair
TrueCircuits: IoTPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise