Open side-bar Menu
 What Would Joe Do?
Peggy Aycinena
Peggy Aycinena
Peggy Aycinena is a freelance journalist and Editor of EDA Confidential at She can be reached at peggy at aycinena dot com.

DAC 2012: Terrible Tuesday in San Francisco

May 8th, 2012 by Peggy Aycinena

DAC looms!

And never more so than on Tuesday — especially this year, June 5th, when you’re going to have to make some terrible decisions about what to miss, and what not to miss.

First there’s the opening session in the morning when a boatload of awards are handed out, followed by the 2012 keynote. The Exhibition Hall won’t open until these things wrap up, so other than company meetings or company special-product announcement breakfasts, you should be able to be in the main theater at Moscone from 8:30 to 10:00 am or so.

Of course, worst case scenario: The opening session at DAC is always video-taped, so you could watch it at a later date after it’s uploaded to the DAC website but that’s hardly ideal.

This year’s main address will be delivered by ARM’s Mike Muller, “comparing the original ARM design of 1985 to those of today’s latest microprocessors … how far design has come and what EDA has contributed to enabling … systems, hardware, operating systems, and applications.” Then Muller plans to talk about 2020, how to get there, and what it will be like when we do. Conclusion? This stuff’s better heard in person than tape delayed. Go to the opening session, and plan not to regret it.

Unless of course, you’ll regret missing the Cadence/LSI hardware-software system integration breakfast that’s listed on the DAC website. That one’s probably not taped, so you’re going to have choose, plus surely other breakfast meetings will crop up as well. Tuesday is always terrible this way at DAC.

After 10 am on DAC Tuesday, however, the going really gets tough.

The regular technical sessions begin and the content looks really good. Can’t list it all, but it includes among other topics: low-power design, data security, system-level simulation, 3D stuff you should know, volatile v. NVM, formal verification, NoCs, timing analysis, ASICs v. FPGAs, real-time intent recognition for prosthetic legs, models below 20nm, models at the system level, models of everything in between, and of course, the limits of scaling and when will we get there.

In other words, if all of the sessions listed here plus the ones not listed here were placed end-to-end, they would reach all the way to the moon and back. And if you could attend them all, so would you.

But that’s not all for Terrible Tuesday.

There’s also the University Booth buzzing away all day, plus massive content in the User Track, which is always extremely informative: Software, Firmware, Power, Circuits, Optimization, and the Kitchen Sink.

As well, there will be great conversations in the Pavilion Panel on the Exhibition Hall floor: Foundries talking about what they do best [manufacture], Jim Hogan & friends talking about what they do best [invest & win], Brian Fuller talking about what he likes best [dissecting a Chevy Volt], Kaufman Award winner Jim Solomon talking about what he did best [founding the EDA industry], and Analog/M-S/RF folks talking about what they design best [the tough part of the SoC].

Lastly, but certainly not leastly, there’s also the CEDA Lunch featuring Stanford’s Mark Horowitz, the IPL Alliance Luncheon, ACM’s Student Research Competition, the 200+ booths on the Exhibition Hall, and to top it all off — DAC 2012 Management Day with speakers from Xilinx, Realtek, PMC-Sierra, Atrenta, STMicro, Cadence, Applied Micro, and Cisco, organized by Synopsys’ Yervant Zorian.

Come’on. Really? Really?? How on earth is anybody supposed to be 12 places at once on Terrible Tuesday?

The answer is, nobody can.

So after it’s all over, at least plan to take time for a great dinner. Jump in a taxi and take the 30-minute traffic-congested ride across town to Ghiradelli Square and have a steak, some lobster, some native French bread, and a bottle of wine at McCormick & Kuleto’s. It’ll cost you, but oh well — at least the spectacular view out to the Bay and beyond is free.

So even if Tuesday is as taxing and terrible as always at DAC this year in San Francisco on June 5th, at least you can end the thing in style by drowning your sorrows in great food and wine.

That’s what I would do.


Related posts:

Tags: , , , , , , , , , , , , , , , , , , , , , , ,

4 Responses to “DAC 2012: Terrible Tuesday in San Francisco”

  1. Mike Bradley says:

    So, who is Joe? Joe Costello? And how did it become the title of your column?

    • The Joe in What Would Joe Do is Joe Costello, because every saga needs a mythic hero. Jason & the Argonauts. Ulysses & the Odyssey. Joe Costello & EDA. You would think we could each be hero enough for our own purposes, but the human condition is one of frailty and doubt.

  2. Gary Dare (@GaryDare) says:

    I attended the Cadence HW/SW breakfast today, thanks for the heads up!

    But for lunch, I was at Mentor Graphics’ 10th Annual ESL Symposium (kinda crucial, as I’m in an ESL firm!).

    As for McCormick & Kuleto’s, do they have the same awesome happy hour that the McCormick & Schmick’s (nationwide) feature? That was a favorite of mine during my years in Portland, Oregon (where McC’s originated) and Chicago.

    • Happy Hour @ Mc & K in SF runs 3pm to 6pm. Probably not as fun, however, as Mentor’s ESL Event where “Free Lunch” would trump “Happy Hour” anywhere including SF, Portland, or Chicago.

Leave a Reply

Your email address will not be published. Required fields are marked *



Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise