Accelerating Schematic Driven Layout of Analog ICs

A demonstration of how Schematic Driven Layout (SDL) is used in Tanner’s L-Edit using HiPer DevGen for analog layout acceleration.

Categories: Analog Mixed-Signal, Tanner EDA

This entry was posted on Friday, February 3rd, 2012 at 12:00 am. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.