Open side-bar Menu
 The Dominion of Design

Archive for the ‘Uncategorized’ Category

IP SOC Day Santa Clara, 2011

Tuesday, April 26th, 2011

Design and Reuse hosted the IP SOC Day at the Hilton Hotel in Santa Clara on April 26th.  I stopped by to catch the exhibits and take some photos.   I did get to meet Gabriele Saucier, CEO and Chair of the board.  She is tireless and continues to enjoy skiing with the grand-kids besides promoting the IP community in Europe.  Her photo is the last one in the Gallery. Enjoy!

TSMC Technology Symposium 2011 – San Jose – Interviews and Photos

Tuesday, April 5th, 2011

I had the pleasure of visiting the Partner Pavillion at the TSMC Technology Symposium 2011 in San Jose on April 5. While there, I took some photos which you can see in the gallery below.

I also did an audio interview with Jim McCanny of Altos Design Automation regarding their two announcements Berkeley Design Automation and Altos Design Automation Accelerate Complex I/O Characterization and Altos New 3.1 Version Speeds IP Characterization Throughput by 2-3X.  The interview can be heard here.

I also recorded an audio interview with Bernd Stamme of Kilopass regarding their announcement about the first NVM for a TSMC process: Kilopass’ TSMC 28nm HKMG Silicon Results Show Scalability of 2T Antifuse Technology.  That interview can be heard here.

Enjoy the photo gallery!



SNUG 2011 San Jose Photos

Tuesday, March 29th, 2011

Here are the Photos I took at the SNUG 2011 San Jose and Design Community Expo. Enjoy!

28 New Video Interviews from DVCon 2011

Friday, March 18th, 2011

EDACafe again did another round of video interiws at the DVCon 2011 Conference and Exhibition in Santa Clara on Mar. 1 and 2 up in the Press Room.   We didn’t use a green screen this time so we didn’t have the exhibitors’ booths in the background.  If you weren’t at the show or missed some of the exhibits and announcements, then you will want to check out the videos here.   I thought the interview of John Goodenough from ARM was very interesting about their use of formal verification.

I also did a photo gallery of the exhibits.  You can see the pictures here.    And as an added bonus, I took pictures at ISQED 2011 held Mar. 14-16.  You can see the ISQED pictures here.

Let me know what interviews you liked.  And for the ones you didn’t like, what question should I have asked?

And I hope your St. Patrick’s Day was green and merry.


DVCon 2011: Final Conference Program and Technical Proceedings Here

Friday, February 25th, 2011


The Design Verification Conference and Exhibition is happening Mon. Feb. 28 through Thurs. Mar. 3 at the DoubleTree Hotel, 2050 Gateway Place in San Jose, CA.

EDACafe will be doing video interviews in the Press Room – the Silicon Valley Room at the top of the stairs – and will not be in the Exhibit Hall.  There were so many new companies exhibiting we gave up our booth location so everyone could participate.

If you cannot attend the conference or just want a preview of the extensive program, then there are a number of online links you can jump to.

1.  You can see the Final Conference Program here.

2.  There are some additonal events that are not in the Final Program.

Strategies in Verification for Random Test Generation: New Techniques and Technologies: Tuesday, March 1
Donner Ballroom 6:30pm

Qualcomm Social Event: Monday, February 28
Donner Ballroom 6:00 – 8:00pm

3.  The Technical Proceedings are now online.   Below, I have expanded each of the session topics so you can jump directly to the ones that interest you.

1 UVM In Real Life
1 Easier UVM for Functional Verification by Mainstream Users
2 OVM & UVM Techniques for Terminating Tests
3 SystemVerilog FrameWorks™ Scoreboard: An Open Source Implementation Using UVM
4 First Reports from the UVM Trenches: User-friendly, Versatile and Malleable, or Just the Emperor’s New Methodology?
1P Poster Session 1
1 A Practical Look @ SystemVerilog Coverage – Tips, Tricks, and Gotchas
2 So There’s My Bug! Debugging Universal Verification Methodology (UVM) Environments
3 Interactive Command Line Debug Using UVM Sequences
4 Consistent SystemC and VHDL Code Generation from State Charts for Virtual Prototyping and RTL Synthesis
5 Towards Provable Protocol Conformance of Serial Automotive Communication IP
2 New Frontiers In Verification
1 High-Level Synthesis Walks the Talk: Synthesizing a Complete Graphics Processing Application
2 Assertion Based Self-checking of Analog Circuits for Circuit Verification and Model Validation in SPICE and Co-simulation Environments
3 Parallel Computing for Functional Verification and Compute Farms: The Holy Matrimony
4 Mixed-Signal Approaches in Assertion Based Verification: New Frontiers
2P Poster Session 2
1 Linking Multiple Verification Flows Using Automatically Generated Assertions
2 Case Study: Power-aware IP and Mixed Signal Verification
3 Case Study: Low-Power Verification Success Depends on Positive Pessimism
4 Plugging the Gaps: SystemC and VHDL Functional Coverage Methodology
5 GoldMine: Automatic Assertion Generation and Coverage Closure in Design Validation
3 Mixed Signal Verification
1 An Innovative Methodology for Verifying Mixed-signal Components
2 Application of SystemC/SystemC-AMS in 3G Virtual Prototyping
3 Plan- & Metric-Driven Mixed-Signal Verification for Medical Devices
4 UVM-MS: Metrics Driven Verification of Mixed Signal Designs
4 UVM Enhancements
1 UVM Transaction Recording Enhancements
2 TLM2 in UVM
3 Advanced Testbench Configuration Using Resources
5 Acceleration Techniques
1 Comparison of TLM2-Quantum Keeping and TLM+-Resource Modeling with Regard to Timing in Virtual Prototypes
2 Transaction Based Acceleration – Strong Ammunition in Any Verification Arsenal
3 Off To The Races With Your Accelerated SystemVerilog Testbench
6 Pragmatic Approaches To Verification
1 A Smart Synchronizer- Pragmatic Way to Cross Asynchronous Clock Domains
2 CompMon: Ensuring Rigorous Protocol Specification and IP Compliance
3 Addressing the Verification Challenge of SERDES-based FPGAs: The Performance/Accuracy/Efficiency Trade-off
7 Low Power Verification
1 Achieving First-Time Success with a UPF-based Low Power Verification Flow
2 Low Power Static Verification- Beyond Linting and Corruption Semantics
3 Optimizing Area and Power Using Formal Methods
8 Vertical Reuse
1 Verification Patterns in the Multicore SoC Domain
2 An Experience to Finish Code Refinement Earlier at Behavioral Level
3 Stepwise Refinement and Reuse: The Key to ESL
9 UVM Applications
1 Are Macros in OVM & UVM Evil? – A Cost-Benefit Analysis
2 Parameters and OVM – Can’t They Just Get Along?
3 From the Magician’s Hat: Developing a Multi-methodology PCIe Gen2 VIP
10 Coverage Driven Verification
1 Pay Me Now or Pay Me Later
2 Functional Coverage-driven Verification with SystemC on Multiple Level of Abstraction
3 Panning for Gold in RTL Using Transactions
11 Automated Techniques
1 Traversing the Interconnect: Automating Configurable Verification Environment Development
2 Automated Approach to Register Design and Verification of Complex SOC
3 An Automatic Visual System Performance Stress Test for TLM Designs
12 Case Studies
1 Exhaustive Equivalence Checking on AMD’s Next-generation Microprocessor Core
2 Simple & Rapid Design Verification Using SystemVerilog Testbench on Intel’s Next-Generation Microprocessor
3 Getting Rid of False Errors when Verifying LSI Designs Including Non-Determinism

I hope you find the event rewarding and educational.



30 New DesignCon Video Interviews

Monday, February 21st, 2011

My bad self was at the DesignCon Conference and Exhibition in Santa Clara on Feb. 1 and 2 doing video interviews in front of the green screen at the EDACafe / PCBCafe booth. If you weren’t at the show or missed some of the exhibits and announcements, then you will want to check out the videos here.

I also did a photo gallery of the exhibits.  You can see the pictures here.

Let me know what interviews you like and for the ones you didn’t what question should I have asked.

Happy Presidents Day

+Graham Knowledge Center: 2½D Integrated Circuits

Friday, January 28th, 2011

Wednesday, January 26, 2011
By: Paul McLellan / Green Folder
Topic: Back-End — Sub-topic: New Technologies and Directions


This is an overview of the current state of 3D chips, or, in particular what has become known as 2½ D chips based on silicon interposer technology using through-silicon vias (TSVs). It is based on the keynotes at the 3D architectures for semiconductor integration

Article Text

The first thing to note is the 3D chips do seem to be happening after many years of being like gallium arsenide, just a year or two more. There are designs in production, there are lots of pilot projects and the ecosystem (in particular, who does what) seems to be starting to fall into place.

The first approach to talk about is flipping one chip and attaching it to the top of another. This is done by creating bonding areas on each chip, growing (usually copper) microbumps to create die-die interconnect at a pitch of approximately 50um. The big user of this technology is in digital camera chips. The CCD image sensor is actually thinned to the point that it is transparent to light and then attached to the image processing chip. The light from the camera lens passes through the silicon to the CCD unobstructed by interconnect etc which is all on the other side of the sensor.

This approach is also used for putting a flipped memory chip onto a logic chip (see figure 1). It is not well-known, but the Apple A4 chip is built like this, with memory on top of the processor/logic chip. There are now standardization committees working on the pattern of microbumps to use for DRAMs (analagous to standard pinout for DRAMs) so that DRAM from different manufacturers should be interchangeable. Unlike in the picture, the bumps are all towards the center of the die so that the pattern is unaffected by the actual die size which may differ between manufacturers and between different generations of design.

Although this technology is formally 3D, since there are two chips, it doesn’t require any connections through any chips and is a sort of degenerate case.
The key technology for real 3D chips is the through-silicon-via (TSV). This is a via that goes from the front side of the wafer (connecting to one of the metal layers) through the wafer and out the back. The TSV is typically about 5-10um across and goes about 8-10 times its width in depth, so 50-100um. A hole is formed into the wafer, lined with an insulator and then filled with copper. Finally the wafer is thinned to expose the backside. Note that this means that the wafer itself ends up 50-100um thick. Silicon is brittle so one of the challenges is handling wafers this thin both in the fab and when they have to be shipped to an assembly house. They need to be glued to some more robust substrate (glass or silicon) and eventually separated again during assembly. The wafer is thinned using a type of CMP (chemical mechanical polishing, similar to how planarization is done between metal layers in a normal semiconductor process) until the TSVs are almost exposed. More silicon is then etched away to reveal the TSVs themselves.

Figure 2 shows Samsung’s approach. FEOL (which means front-end of line which means transistors and is nothing to do with front-end design) is done first. So the transistors are all created. Then the TSVs are formed. Then BEOL (which means back-end of line which means interconnect and is nothing to do with back-end design). After the interconnect is done then the microbumps are created. The wafer is glued to a glass carrier. The back is then ground down, a passivation layer is applied, this is etched to expose the TSVs and then micropads are created. This approach is known as TSVmiddle since the TSVs are formed between transistors and interconnect. There is also TSVfirst (build them before the transistors) and TSVlast (do them last and drill them through all the interconnect as well as the substrate).

There are two design issues with TSVs. First is the exclusion area around them. The via comes up through the active area and usually through some of the metal layers. Due to the details of manufacturing, quite a large area must be left around the TSV so that it can be manufactured without damaging the layers already deposited. The second problem is that the manufacturing process stresses the silicon substrate in a way that can alter the threshold values of transistors anywhere nearby, thus altering the performance of the chip in somewhat unpredictable ways.
There are two classes of true 3D chips which are being developed today. The first is known as 2½D where a so-called silicon interposer is created. The interposer does not contain any active transistors, only interconnect and decoupling capacitors, thus avoiding the issue of threshold shift mentioned above. The chips are attached to the interposer by flipping them so that the active chips do not require any TSVs to be created. True 3D chips have TSVs going through active chips and, in the future, have potential to be stacked several die high (first for low-power memories where the heat and power distribution issues are less critical).

The active die themselves do not have any TSVs, only the interposer. This means that the active die can be manufactured without worrying about TSV exclusion zones or threshold shifts. They need to be microbumped of course, since they are not going to be conventionally wire-bonded out.

Figure 3 shows four die bonded to a silicon interposer using microbumps. There are metal layers of interconnect on the interposer, and TSVs to get through the interposer substrate to be able to bond with flip chip bumps to the package substrate. Flip-chip bumps are similar to micobumps but are larger and more widely spaced.

In fact figure 3 is an actual production Virtex-7 FPGA from Xilinx. They call the technology “stacked silicon interconnect” and claim that it gives them twice the FPGA capacity at each process node. This is because very large FPGAs only become viable late after process introduction when a lot of yield learning has taken place. Earlier in the lifetime of the process, Xilinx have calculated, it makes more sense to create smaller die and then put several of them on a silicon interposer instead. It ends up cheaper despite the additional cost of the interposer because such a huge die would not yield economic volumes.

The Xilinx interposer consists of 4 layers of 65um metal on a silicon substrate. TSVs through the interposer allow this metal to be connected to the package substrate. Microbumps allow 4 FPGA die to be flipped and connected to the interposer. See the picture to the right. An additional advantage of the interposer is that it makes power distribution across the whole die simpler. This seems to be the only design in volume production today.
Paul McLellan is an independent consultant, blogger at and Managing Editor of the DAC Knowledge Center.

Download PDF

Letter from the Chairman of Si2 and Member Report 2010

Friday, January 21st, 2011


Prabhakaran Krishnamurthy – LSI
Senior Director, Design Tools &
Si2 Board of Directors Chair

As we turn the leaf on another successful year of collaboration at Si2, it is time to reflect on our collective accomplishments for 2010. Si2 started off the year approving the formation of a new coalition, “OpenPDK”, with the goal of improving efficiency and interoperability for the creation of process design kits (PDKs), which are used universally across our industry. We are extremely pleased with the excitement that this new coalition has created, and we now have 15 member companies who are actively contributing to support the broad technical scope of OpenPDK. This scope includes an open process specification with reference implementation and plug-ins; enhanced, standardized symbols and parameters; CDF parameter and callback standards; PDK targeting support added to the OpenDFM standard; standard Pcell parameters; OpenAccess technology file enhancements; and a standardized SPICE socket.

2010 was also a strong year of progress for Si2’s other coalitions. The OpenAccess Coalition released support for 32nm constraints and introduced multi-threading to the reference implementation. The OAC also initiated a new Extension Steering Group to approve community-based additions to the OpenAccess schema, use models, or software that do not require changes to the base standard. The DFM Coalition released the much-anticipated OpenDFM 1.0 standard to industry, complete with a reference implementation parser, plug-in generators, and suite of test cases to verify compatibility. Not only does OpenDFM standardize leading-edge DFM parameter checks, but testing by members has found it to be as much as 20x more efficient than existing DRC formats. The Low-Power Coalition published a best-practices Interoperability Guide for design teams using both CPF and UPF-1801 formats, completed work on CPF 2.0, and released a requirements document for enhanced power modeling standards. The Open Modeling TAB delivered extensions to Liberty to enable more consistent characterization and validation of macro-cell libraries.

This was also a milestone year for membership, with Si2 expanding its representation across the supply chain. As the representative of a large fabless corporation (LSI) to Si2’s Board of Directors, I am very pleased that the Board now includes a leading foundry (GLOBALFOUNDRIES) among its elected members. The OpenAccess Coalition reached a new record high of 46 member companies in 2010, with the help of semiconductor market leaders such as Samsung, and Texas Instruments. Founding membership in the OpenPDK Coalition included all major EDA vendors.

Because of an enduring value proposition to industry, Si2 has maintained financial stability even during difficult times in our global economy. Si2 managed finances well, maintaining it’s strong 2009 fund balance and achieving a 10% increase in revenues versus 2009. This provides a solid foundation to support the tremendous amount of coalition deliverables work that has been planned for 2011.

Going into 2011, Si2’s focus will be on delivering tangible return on investment value to our membership and to the industry at large, not only with newer efforts such as OpenPDK, OpenDFM, and Open3D, but also established efforts that also require ongoing innovations in OpenAccess, low power flows, and open modeling. I am proud to serve as Chairman of this fine organization, and I call for your continued support to work alongside industry leaders to improve design flow integration and interoperability for us all. Through increased membership and participation, we can remove more barriers to reduce costs and further open market opportunity.

See the entire Si2 Member Report here.

Whither EDA in 2011?

Thursday, January 6th, 2011

Dan Nenni, blogger, hosted the EDA Consortium CEO Annual CEO Forecast and Industry Vision Panel last night at the Double Tree Hotel in San Jose.  Aart de Geus from Synopsys and Charlie Huang (filling in for Lip-Bu Tan) from Cadence and Ravi Subramanian from Berkeley talked about various trends, drivers and impacts.  It was Wally Rhines from Mentor that named two possible growth numbers for 2011.   One was based on a calculation what the financial analysts say for the coming year and came in at 8%.

The second figure was based on a favorite formula that says the previous year’s R&D spend is strongly correlated to the following year’s EDA growth.  This formula delivered an exuberant  14%.

I like these numbers and I think we can expect hiring to pick up. As one exec over at a leading company mentioned to me, even marketing managers are finding jobs.

What do you think?   Do you see 8% or 14%, and will hiring pick-up?

One more thing….the Jan. 4 issue of EDA Weekly covered The Best of 2010 – EDA Weekly Magazine, Press Postings, and Careers Corner.  Check it out

Happy New Year.


CDNLive! San Jose Photo Gallery and the World Series

Friday, October 29th, 2010

I was at the Cadence CDNLive! event in San Jose on Oct. 26 at the Partner Exhibition.  There were lots of vendors and you can see the Photo Gallery of the event here.  I especially liked the happy staff at the Open Text booth.

I am also looking forward to the Baseball World Series moving to Texas.



DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise