The Dominion of Design
Sanjay Gangal is a veteran of Electronics Design industry with over 25 years experience. He has previously worked at Mentor Graphics, Meta Software and Sun Microsystems. He has been contributing to EDACafe since 1999.
Cadence, ARM and Samsung Tapeout Industry’s First Cortex-A-Based 14nm/FinFET Chip
December 20th, 2012 by Sanjay Gangal
ARM (LSE: ARM) (NASDAQ: ARMH) and Cadence Design Systems, Inc. (NASDAQ: CDNS) announced the tape-out of the first 14-nanometer test chip implementation of the high-performance ARM® Cortex™-A7 processor, the most energy-efficient applications processor from ARM. Designed with a complete Cadence® RTL-to-signoff flow, the chip is the first to target Samsung’s 14-nanometer FinFET process, accelerating the continuing move to high-density, high-performance and ultra-low power SoCs for future smartphones, tablets and all other advanced mobile devices.
In addition to the ARM Cortex-A7 processor, the test chip includes ARM Artisan® standard-cell libraries, next-generation memories, and general purpose IOs. The test chip was designed using a complete Cadence RTL-to-signoff flow including Encounter® RTL Compiler, Encounter Test, Encounter Digital Implementation System, Cadence QRC Extraction, Encounter Timing System and Encounter Power System. This achievement is part of a systematic program to enable ARM technology-based SoCs on FinFET technology.
“This is an important milestone in our efforts to enable our silicon partners for continued low-power leadership in future generations of innovative, energy-efficient mobile products,” said Dr. Dipesh Patel, vice president and general manager, Physical IP Division at ARM. “Taping out ARM’s most energy-efficient applications processor on Samsung’s advanced low-power manufacturing process was achieved through the combination of leading-edge technology and R&D excellence, as well as a deep and early collaboration with Samsung and Cadence.”
“Cadence’s advanced node design flow, coupled with our collaboration with ARM and Samsung, is essential to semiconductor companies as they move to designing for a 14-nanometer FinFET process,” said Dr. Chi-Ping Hsu, senior vice president, Research and Development, Silicon Realization Group at Cadence. “Our common goal is to enable our customers to reap the benefits and competitive advantages of designing at the most advanced technologies.”
“End consumers are driving the need for better, faster, more connected devices,” said Dr. Kyu-Myung Choi, senior vice president of System LSI infrastructure design center, Device Solutions, Samsung Electronics. “Our collaboration with ARM and Cadence allows us to innovate quickly as Samsung develops this new process technology for mobile multimedia applications.”