Verification Methodology Manual for Low Power
by Srikanth Jadcherla , Janick Bergeron , Yoshio Inoue , David Flynn



List Price: $40.00
Amazon Price: $23.54
You Save: $16.46 (41%)
Availability: Now



Editorial Reviews
Power management is now the biggest barrier to the continuation of Moore s law, and low power IC designs have introduced new classes of bugs and silicon failures. As a result, successful verification of low power designs has an immense impact on the overall success of a product. Today s verification tools have evolved to detect these bugs as early as at the RTL design stage, which reduces the risk of field failures. However, tools alone are not sufficient. A rigorous verification methodology for low power is the correct prescription for avoiding unpleasant and costly surprises.

Leveraging years of collective industry best practices, the Verification Methodology Manual for Low Power (VMM-LP) introduces a new verification methodology for low power and provides a blueprint for successful verification of low power designs. It describes the common causes of low power design failures, the impact of low power on the specification of power intent, the implementation of test plans, the setup of testbenches and the metrics of verification using assertions and coverage. The VMM-LP builds on the base classes in industry standard VMM to enable the deployment of a consistent, reusable, and scalable power-aware verification environment across multiple design projects within a company. In addition to benefitting from the extensive practical experience of the authors from ARM, Synopsys, and Renesas, the VMM-LP is also peer-reviewed by more than 30 low power design and verification experts from around the world.



Book Details
  • Media : Paperback
  • Publisher : Synopsys (2009-02-18)
  • Language : English
  • ISBN : 160743413X
  • Amazon.com Sales Rank : # 2,573,394 in Amazon.com Books Sales

Aldec

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Director, Business Development for Kongsberg Geospatial at Ottawa, Canada
Director, Business Development for Kongsberg Geospatial at remote from home, Any State in the USA
Upcoming Events
IPC Technical Education - PCB Layout - Place and Route at Del Mar Fairgrounds 2260 Jimmy Durante Blvd. Del Mar CA - May 2, 2018
IPC Technical Education at Wisconsin Center 400 W Wisconsin Ave. Milwaukee WI - May 8, 2018
IPC High Reliability Forum at Embassy Suites: Baltimore-At BWI Airport 1300 Concourse Drive Linthicum MD - May 15 - 17, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise