Plan, Estimate and Reduce System-Level Power from Start to Finish
[ Back ]   [ More News ]   [ Home ]
Plan, Estimate and Reduce System-Level Power from Start to Finish

Low Power Webinar

Date: Q2 2009

Cadence Design Systems, Inc. offers comprehensive system-level power methodology. This webinar illustrates how early power estimation and exploration, successive refinement capabilities, and full SoC HW/SW validation capabilities are used together to ensure system-wide power efficiencies for high-quality products developed under tight schedules.

REGISTER HERE