ATopTech’s Aprisa netlist-to-GDSII physical design solution continues to gain market momentum and user acceptance at existing, as well as many new, customers. Aprisa recently achieved its first 40 nm tape-out, and expects several additional designs being done at 40 nm to tape out in the first quarter of 2009.
“The 8-fold increase in tape-outs since announcing our entry into the EDA market in late 2007 illustrates the rapid adoption and successful deployment of our tools,” said Ping San Tzeng, President and Chief Technology Officer at ATopTech. “The focus of our product development has been on improving the quality of the designer’s experience, making day-to-day life easier, and our customers tell us that we’ve created tools that are easy to use and can produce best-in-class quality of results consistently, with very little or no manual intervention. They especially like the fact that Aprisa correlates so well with industry-standard sign-off tools that they can eliminate most of the manual work typically needed to close a design.”
During 2008, ATopTech was recognized as an emerging leader in the EDA industry. For example, it was included by the Design Automation Conference on the “Top Ten Items to See at DAC 2008” list, and named to the Silicon 60 of the “60 Emerging Startups” list by the electronics industry’s leading publication, EETimes.
“Although the current market conditions are quite challenging, they’ve actually contributed to our success and growth,” said Eric Thune, ATopTech Vice President of Sales and Marketing. “Customers are looking for alternative suppliers because existing vendors haven’t lived up to their marketing promises, and customers are becoming unsure of the viability of some. This opens the way for new companies with leading-edge solutions. We plan significant new product development activity in 2009 as we work toward providing the most complete physical design solution on the market.”
About ATopTech
ATopTech, Inc., is a technology leader in IC physical design. Its Precision Optimization technology offers real design closure at 65 nm and below. The company’s first product family, Aprisa, has extremely close correlation to golden sign-off tools, produces design rule check (DRC)-clean designs, and offers 10-15 percent better timing and up to 10 percent less standard cell area than existing tools. Use of state-of-the-art multi-threading and distributed processing technologies speed up the design process, resulting in unsurpassed project completion times. For more information, see http://www.atoptech.com.
Contact:
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact
Joe
Fowler, 408-501-8829
Email Contact