>> Verilog Discussion Board
Thread views: 6528 Return to the search engine*

(Stranger )
05/16/08 11:34 AM
Implementing Linked Methods of vmm_env Report this article as Inappropriate to us !!!Login to Reply

If you have used RVM (Reference Verification Methodology) in Vera or VMM (Verification Methodology Manual), AVM (Advanced Verification Methodology) or OVM (Open Verification Methodology) in SystemVerilog, then you will be familiar with rvm_env, vmm_env, avm_env, etc. base classes. These classes has set of methods build, cfg_dut, run, etc. which are getting called in predefined order. When you call any single method, it will make sure that previous methods in given order set has already called, and if not, it will be called first to ensure ordering.

Do you know how this order can be maintained in *_env (rvm_env, vmm_env, avm_env or ovm_env) classes?

Read this article, to know one way of implementing this chain of method calls.

Sandeep B Vaniya

Entire thread
SubjectPosted byPosted on
*Implementing Linked Methods of vmm_env sandeepvaniya   05/16/08 11:34 AM
.*Re: Implementing Linked Methods of vmm_env nithiyaravi   02/13/16 06:07 AM
.*Re: Implementing Linked Methods of vmm_env johnkaalert   08/25/16 02:57 AM
.*Re: Implementing Linked Methods of vmm_env jackmann17   11/23/15 03:49 AM
Jump to


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy