>> Linux for Electronics Design Automation
Thread views: 39657 View all threadsNext thread*

(Stranger )
08/25/05 11:17 PM
Re: help me about cadence [re: roby1981]Report this article as Inappropriate to us !!!Login to Reply


you are right, I30<7:0> is a named array of instances. If e.g. I30 is an inverter then the array would consist of a bank of 8 inverters with an 8-bit input and output bus. This is a very convenient feature of the Cadence Schematic editor and I frequently use it since it saves hours of click and type. Shame on Xilinx for not supporting it. Looks like you have to break up the arrays and instantiate 8 individual components.

Johannes Grad

Discuss EDA tools

Entire thread
SubjectPosted byPosted on
*help me about cadence roby1981   07/08/04 08:28 PM
.*Re: help me about cadence jgrad   08/25/05 11:17 PM
Jump to


CST: Webinars Begin on February 9
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy