>> Synopsys Synthesis Discussion Board
Thread views: 6614 View all threadsNext thread*

(Stranger )
08/02/07 03:00 PM
how to prepare/setup IPs info for synthesis tool ? Report this article as Inappropriate to us !!!Login to Reply

I'd like to write Velilog code that use my own IP blocks along with standard cells. Does anybody know how to tell Synthesis tool not to go into my IP blocks and synthesize them ?

In other words, if I create my own IPs, what kind of information should I give to Synthesis tool? and How?

I'm targeting design_compiler or design_analyzer .

Thanks a lot



Jump to


DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy