I'd like to write Velilog code that use my own IP blocks along with standard cells. Does anybody know how to tell Synthesis tool not to go into my IP blocks and synthesize them ?
In other words, if I create my own IPs, what kind of information should I give to Synthesis tool? and How?
I'm targeting design_compiler or design_analyzer .
Thanks a lot