>> SPICE Discussion Board (including HSPICE)
Thread views: 17012 View all threadsNext thread*

(Stranger )
06/13/07 03:42 PM
Re: DAC Report: SPICE and Fast SPICE [re: djepayne]Report this article as Inappropriate to us !!!Login to Reply

Could you please be a little more specific with your use of the word "parallel". I ask because, just as the DAC edition of EE Times muddied the water, so does your post. What did you take parallel to mean in the world of circuit simulation?

- Threaded (hyper- or multi-)?
- Multi-core (single or multi-CPU) with shared memory?
- Multi-core (single or multi-CPU) across a network?

And to what class of problems does each "parallel" [sic] simulator you mentioned in your original post best apply?

Entire thread
SubjectPosted byPosted on
*DAC Report: SPICE and Fast SPICE djepayne   06/12/07 04:33 PM
.*Re: DAC Report: SPICE and Fast SPICE CirSimGuy   06/13/07 03:42 PM
.*Re: DAC Report: SPICE and Fast SPICE djepayne   06/13/07 10:26 PM
.*Re: DAC Report: SPICE and Fast SPICE brano   06/13/07 01:01 AM
Jump to


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy