EDAToolsCafe
   >> EDA & SoC Job Board
Thread views: 10215 View all threadsNext thread*

avleuten
(Stranger )
03/23/07 09:59 AM
VP Design Environment Report this article as Inappropriate to us !!!Login to Reply

For a global semiconductor player we are looking for a strong and inspirational manager to lead their global team, responsible for the continous improvement of the SOC Design Environments.

You show a strong vision and bring a successful track record in the semiconductor industry and more specifically the EDA domain.

Global challenge for a successful and self motivated leader who is willing to relocate to Europe.




Entire thread
SubjectPosted byPosted on
*VP Design Environment avleuten   03/23/07 09:59 AM
.*Re: VP Design Environment brocksolo   10/26/16 09:15 PM
.*Re: VP Design Environment tjjennings   10/10/09 04:37 PM
.*Re: VP Design Environment dlj0811   12/17/11 10:37 PM
Jump to

 

CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy