>> "DIG" - Design Implementation Group for MAGMA Users
Thread views: 35852 View all threadsNext thread*

(Stranger )
09/30/03 04:08 AM
Re: RTL2GDSII [re: thayalan]Report this article as Inappropriate to us !!!Login to Reply

In general, on 32bit Linux (3.5GB limit) a reasonable size is 500k cells (placable components). Then runtime from import RTL all the way to final routing is still <24h.
If you just do RTL/DFT synthesis and Prototyping, you can do a million cells flat in a reasonable runtime.

Entire thread
SubjectPosted byPosted on
*RTL2GDSII thayalan   09/23/03 06:35 AM
.*Re: RTL2GDSII larsrzy   09/30/03 04:08 AM
.*Re: RTL2GDSII larsrzy   11/25/03 05:19 AM
Jump to


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy