EDAToolsCafe
   >> EDA User News and Reviews
Thread views: 79470 View all threadsNext thread*

senthil
(Unregistered)
04/17/06 04:47 AM
exellent Report this article as Inappropriate to us !!!Login to Reply

it good for people involved in chip veriication like me.


Entire thread
SubjectPosted byPosted on
*Can the chip design - verification divide be plugged in with some knee jerk band aid type strategies?  04/13/06 11:35 PM
.*Functional verif is the key of successSachin  05/16/06 04:58 AM
.*Reviewed by sandeepsandeep  05/15/06 10:14 PM
.*H/w emulation gaining importanceAbhishek Goel  05/15/06 06:48 AM
.*Reviewed by Manoj KManu  05/15/06 05:10 AM
.*manish saxenamanish saxena  05/12/06 05:44 AM
.*manish saxenaMnaish Saxena  05/12/06 05:42 AM
.*Good verification strategie GivenRanveer Kumar  05/12/06 03:32 AM
.*traditional verification importancesachish  04/25/06 10:26 PM
.*Motive For VerificationSandeep Kuamr  04/20/06 11:21 PM
.*Re: Can the chip design - verification divide be plugged in with some knee jerk band aid type strategies?Sandilya Bhagi  04/18/06 11:36 PM
.*exellentsenthil  04/17/06 04:47 AM
.*Re: exellentRavikanth  04/18/06 11:27 PM
.*exellentsenthil  04/17/06 04:44 AM
.*exellentmaneesh  04/13/06 11:35 PM
Jump to

 

CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy