>> VHDL Discussion Board
Thread views: 6119 View all threadsNext thread*

(Stranger )
11/17/15 06:33 AM
Re: AHB monitor [re: pini]Report this article as Inappropriate to us !!!Login to Reply

Typically a verification environment would consist of 1. The RTL you are wanting to test...let's assume an AHB slave and the bus arbiter. 2. The BFM ( Bus Function Model ) which generates all the stimulus nessecary to test the RTL .... in our case the BFM would be an AHB master. 3. There would be a scoreboard which will check the data on the bus against the expected data ( expected data generation will depend on the functionality of the peripheral connected to your AHB slave ). 4. A protocol checker ... the monitor which will check whether all transactions have been conducted in accordance to the AHB protocol. This is typically done using assertions. 5. A functional/code coverage block. I would typically develop the monitor last when I have atleast a basic transfer going between my BFM and the RTL and the scoreboard is atleast partially functional. In anycase u need to explain a little more about your environment before anyone can help u or give u any suggestions

Entire thread
SubjectPosted byPosted on
*AHB monitor pini   11/20/08 06:31 AM
.*Re: AHB monitor asenath   11/17/15 06:33 AM
.*Re: AHB monitor dwarak   10/06/15 02:48 AM
Jump to


CST: Webinars Begin on February 9
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy