>> EDA User News and Reviews
Thread views: 5174 Return to the search engine*

(Stranger )
07/16/10 02:12 PM
Re: DAC 2010 Report from the Floor Report this article as Inappropriate to us !!!Login to Reply

Boolean equivalence checking is part of the digital design verification process, and may be done at multiple points in the design flow. Implementation tools make many changes to the netlist (clock tree insertion, timing optimizations such as cloning and buffering, etc., some of which are still manual) and require a separate check to insure functionality is not broken.

It is not simply QA for tool writers.

Entire thread
SubjectPosted byPosted on
*DAC 2010 Report from the Floor  07/05/10 08:21 AM
.*Re: DAC 2010 Report from the Floor Mikesbo   07/16/10 02:12 PM
.*DAC 2011 is San DiegoDaniel Payne  07/05/10 08:21 AM
Jump to


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy