>> Design Automation Products
Thread views: 10276 View all threadsNext thread*

(Stranger )
11/16/09 04:47 PM
Re: Draw Timing Diagrams - Do Timing Analysis [re: timinganalyzer]Report this article as Inappropriate to us !!!Login to Reply

Hi All,

I have released a new version of the program.  Version 0.945. 

A lot has happened in the last few versions but the focus has been on improving the Python scripting interface,  adding logic simulation functions to both the GUI and scripting interface , and improving the GUI zoom functions.

The list below shows all the changes in from 0.94 to 0.945.

Feedback is always welcome.





  • Generate Timing Diagrams from VHDL Simulations application note. Verilog example coming soon.

  • startScript() and stopScript() scripting functions.

  • Timing diagram are broken into sections separated by TimeWarps. You can now move from section to section using the "Move Start to Next TimeWarp" button.

  • "Move Diagram Left" and "Move Diagram Right" buttons now skip correctly over TimeWarps.


  • "Zoom Full" button in toolbar. 

  • "Zoom In Between" function. 

  • addInverter() scripting function.

  • addBuffer() scripting funtion.

  • addDFF() scripting function.

  • addCounter() scripting function.


  • Inverter with optional tphl and tplh delays

  • Buffer with optional tphl and tplh delays

  • zoomIn(startTime,endTime) scripting function

  • new scripting functions. See Scripting/TimingAnalyzer and Scripting/TimingDiagram

  •     * fileNew()

  •     * fileSave()

  •     * setStartTime()

  •     * setEndTime()

  •     * setTimePerDivision()

  •     * zoomIn()

  •     * zoonOut()

  •     * addTextBelowSignal()

  •     * addTextAboveSignal()

  • Synchronous Binary Up/Down Counter with rising or falling edge clock, and optional enable, parallel load, reset, and preset inputs and clk2q delays.

  • Optional synchronous reset and preset inputs to DFF.

  • Synchronous DFF with rising and falling edge clock, and optional enable, and clk2q delays. 

  • Auto decrement when adding pulses.  This makes down counters easier.

Edited by timinganalyzer on 11/16/09 04:50 PM.

Entire thread
SubjectPosted byPosted on
*Draw Timing Diagrams - Do Timing Analysis timinganalyzer   02/04/09 09:54 AM
.*Perl Training in Chennai flowerjeni   07/13/15 10:58 PM
.*Re: Perl Training in Chennai agnes90   09/04/15 02:41 AM
.*Re: Draw Timing Diagrams - Do Timing Analysis timinganalyzer   08/10/09 06:07 PM
.*Re: Draw Timing Diagrams - Do Timing Analysis timinganalyzer   11/16/09 04:47 PM
Jump to


DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy