>> EDA User News and Reviews
Thread views: 55070 View all threadsNext thread*

12/07/05 03:31 PM
Complete verification is a must.... Report this article as Inappropriate to us !!!Login to Reply

Sunil you are quite right in saying that complete vrification is a essential for overall product success. Probably next time you can mention about how to achieve this with minimum effort across different designs which are not very different, thus saving time and effort.

Entire thread
SubjectPosted byPosted on
*Your ASIC design better work on silicon the first time!   11/27/05 07:39 AM
.*success of tape out now depends on the plan of verificationBala  01/24/06 02:29 AM
.*As Complexities Rise, Silicon Verification is NeededPhil  12/23/05 06:03 AM
.*Complete verification is a must....Sanjay  12/07/05 03:31 PM
.*Good articleBruce_kang  12/05/05 09:35 PM
.*... and on time as well...Akiva Michelson  12/04/05 05:06 AM
.*Great ArticlePadam  11/28/05 08:42 PM
.*vinodvinod  11/28/05 03:52 PM
.*Good Articleankur arora  11/28/05 03:30 PM
Jump to


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy