EDAToolsCafe
   >> Linux for Electronics Design Automation
Thread views: 7987 View all threadsNext thread*Threaded Mode

pini
(Stranger )
05/10/08 12:40 PM
Simulation Control from CPU in SOC Report this article as Inappropriate to us !!!Login to Reply

To simplify verification on SOC, it is sometimes possible to take advantage on an on chip CPU. First the CPU has to be tested anyways. While both VHDL and VERILOG or SPECMAN have strong capabilities to reduce code development, it is much easier to use CPU to control and check result of a simulation.

 http://bknpk.no-ip.biz/AHB_MON/SimulationControl.html

 





jessicaamirr
(Stranger )
02/06/16 11:37 PM
Re: Simulation Control from CPU in SOC new [re: pini]Report this article as Inappropriate to us !!!Login to Reply






View all threadsNext thread*Threaded Mode
Jump to

 

CST Webinar Series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy