>> EDA & SoC Job Board
Thread views: 4334 View all threadsNext thread*Threaded Mode

(Stranger )
04/21/08 01:25 PM
SoC Design Engineer Report this article as Inappropriate to us !!!Login to Reply

Sunnyvale CA (fulltime with End  client)


Direct experience of top-level integration of multiple large SoC’s in 90nm or smaller process nodes

High proficiency in STA with complex cloking schemes, with efficient execution of timing ECO’s

 Knowledgeable and hands-on in synthesis techniques and practices

 Knowledgeable and hands-on in gate level verification and debug techniques

Ability to work in multi-location and international team environment

5+ years of direct experience

BSEE required, MSEE preferred

Edited by ria1234 on 04/21/08 01:27 PM.

(Stranger )
12/28/16 02:32 AM
Re: SoC Design Engineer new [re: ria1234]Report this article as Inappropriate to us !!!Login to Reply

Currently, the system-on-chip standards according to bestessays.com legit have reached far lower. Close to around 14 and 16nm technologies by Intel, Nvidia, AMD which is an astonishing achievement.

View all threadsNext thread*Threaded Mode
Jump to


Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy